EM6517 datasheet(5/64 Pages) EMMICRO

5 / 64 page

EM6517

03/02 REV. C/448

 2002, EM Microelectronic-Marin SA

www.emmicroelectronic.com

Typical configurations

Full range ADC : Vref = VDD, Vgnd = VDD/2.

For power saving one might connect the Vgnd resistor divider chain onto a port B output. This output should be

driving VDD during the conversion and driving VSS or high impedance in the ADC off state.

Limited range ADC : VDD > Vref > Vgnd, Vgnd=VDD/2.

For power saving one might connect the Vgnd and the Vref resistor divider chain onto a port B output to VSS.

This output should be driving VDD during the conversion and driving Vss or high impedance in the ADC off state.

other possibility: VREF = VregLogic, VGND = VregLogic/2

For power saving one might connect the Vgnd resistor divider chain from VregLogic onto a port B output. This

output should be driving VSS during the conversion and driving ‘high impedance’ in the ADC off state.

Figure 3. Typical Application, Full Range

Main power

≈

Vreg VSS

Vss

Ain

Bin

Port C

Port B

Strobe

Reset

Port A

Vref

Vgnd

VDD

VDD, or port driven

VDD

32 KHz

>1.3V

VDD

Vss

Vgnd

Full

range

ADC

Figure 4. Typical Application, Limited Range

Main power

≈

Vreg Vss

Vss or Vgnd

>1.3V

Vdd or Port B driven

Vss

Ain

Bin

Vref

Vgnd

VDD

32 KHz

limited

range

ADC

Vref

Vgnd

Vdd

Vss

+| Vref - Vgnd |

-| Vref - Vgnd |

Port C

Port B

Strobe

Reset

Port A

EM6517 Datasheet(PDF) 5 Page - EM Microelectronic - MARIN SA

EM6517 Datasheet(HTML) 5 Page - EM Microelectronic - MARIN SA

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL