Electronic Components Datasheet Search
  English  ▼

X  

MFC2000 Datasheet(PDF) 358 Page - List of Unclassifed Manufacturers

Part # MFC2000
Description  Multifunctional Peripheral Controller 2000
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

MFC2000 Datasheet(HTML) 358 Page - List of Unclassifed Manufacturers

Back Button MFC2000 Datasheet HTML 354Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 355Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 356Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 357Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 358Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 359Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 360Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 361Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 362Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 358 / 426 page
background image
MFC2000 Multifunctional Peripheral Controller 2000
Hardware Description
19-8
Conexant
100723A
19.3.2 Request/Acknowledge Timing
Request/Acknowledge handshaking may be used while the SSIF is operating in the slave mode. While in this
mode the peripheral (master) may initiate a data transfer by driving the SSACK signal low. The SSACK signal
from the external peripheral is connected to any GPIO pin (used as GPI). Firmware will in turn write SSTXD data
to the data register. This will cause the SSIF hardware to drive the SSREQ(SSSTAT) signal low. Once the
SSREQ is low the peripheral may start the SSCLK to transfer the data. Upon completion of the 8 bit transfer, the
peripheral must drive the SSACK high. The IFC will then read the serial data out of the input register which will in
turn drive the SSREQ high and complete the transfer. If the IFC wishes to initiate a transfer in this mode it must
write to the SSIF output register which will in turn set the SSREQ low. The peripheral must then provide 8 clocks on
the SSCLK line to receive the data from the MFC2000’s SSIF.
P r eip h er al In itiated Tr an sfer
1
7
8
SSA C K n
SSR E Q n
SS C L K
Ser ia l in F u ll
Rea d
Tr an sfer C om p lete
1
Wr ite
AM F P C In itiate s T r an sfer
Figure 19-4. Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com