Electronic Components Datasheet Search
  English  ▼

X  

MFC2000 Datasheet(PDF) 356 Page - List of Unclassifed Manufacturers

Part # MFC2000
Description  Multifunctional Peripheral Controller 2000
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

MFC2000 Datasheet(HTML) 356 Page - List of Unclassifed Manufacturers

Back Button MFC2000 Datasheet HTML 352Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 353Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 354Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 355Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 356Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 357Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 358Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 359Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 360Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 356 / 426 page
background image
MFC2000 Multifunctional Peripheral Controller 2000
Hardware Description
19-6
Conexant
100723A
SSCLKPol2
SSCLKPhas2
Description (used for both master and slave modes)
0
0
Enable the external logic to clock the SSTXD2 pin on the rising edge of the SSCLK2 pin. The SSCLK2
pin’s first transition will be in the middle of the first bit.
0
1
Enable the external logic to clock the SSTXD2 pin on the falling edge of the SSCLK2 pin. The
SSCLK2 pin’s first transition will occur at the beginning of the first bit.
10
Enable the external logic to clock the SSTXD2 pin on the falling edge of the SSCLK2 pin. The
SSCLK2 pin’s first transition will be in the middle of the first bit.
1
1
Enable the external logic to clock the SSTXD2 pin on the rising edge of the SSCLK2 pin. The SSCLK2
pin’s first transition will occur at the beginning of the first bit.
MSB
6
5
4
3
2
1
LSB
SSCLK2
(SSCLKPol2=0,
SSCLKPhas2=0)
SSCLK2
(SSCLKPol2=0,
SSCLKPhas2=1)
SSCLK2
(SSCLKPol2=1,
SSCLKPhas2=0)
SSCLK2
(SSCLKPol2=1,
SSCLKPhas2=1)
SSTXD2
Internal strobe for
data capture(all modes)
Figure 19-3. SSCLK2 Diagram
Note: SSCLK2 is used to synchronize the movement of data both in and out of device through
SSRXD2 and SSTXD2 pins. The master and slave devices are capable of exchanging a data
byte of information during a sequence of eight clock pulses. Both master and slave devices must
be operated in the same timing mode as controlled by SSCLKPol2 and SSCLKPhas2 signals.
Bit 0:
Mode12, Read/Write bit.
This bit controls the SSIF2 master/slave modes.
0: Master (default)
1: Slave
When in the Master Mode, the SSCLK2 pin is configured as an output
pin. When in the Slave Mode, SSCLK2 signal is an input to the SSIF2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com