CS5530A datasheet(135/259 Pages) AMD

135 / 259 page

AMD Geode™ CS5530A Companion Device Data Book

135

Display Subsystem Extensions

Revision 1.1

4.8.2.3

Video Format

The video input data can be in interleaved YUV 4:2:2 or

RGB 5:6:5 format. The sequence of the individual YUV

components is selectable to one of four formats via bits

[3:2] in the Video Configuration Register (F4BAR+Memory

Offset 00h[3:2]). The decode for these bits is shown in

Table 4-72.

Table 4-72. Video Input Format Bits

Bit

Description

F4BAR+Memory Offset 00h-03h

Video Configuration Register (R/W)

Reset Value = 00000000h

Reserved: Set to 0

High Speed Timing for Video Interface: High speed timings for the video interface. 0 = Disable; 1= Enable.

If bit 30 is enabled, bit 25 should be set to 0.

16-bit Video Interface: Allow video interface to be 16 bits. 0 = Disable; 1= Enable.

If bit 29 is enabled, 8 bits of pixel data is used for video. The 24-bit pixel data is then dithered to 16 bits.

Note: F4BAR+Memory Offset 04h[25] should be set to the same value as this bit (bit 29).

YUV 4:2:2 or 4:2:0 Mode: 0 = 4:2:2 mode; 1= 4:2:0 mode.

If 4:2:0 mode is selected, bits [3:2] should be set to 01 for 8-bit video mode and 10 for 16-bit video mode.

Note: The GX1 processor does not support 4:2:0 mode.

Video Line Size (DWORDs): This is the MSB of the Video Line Size (DWORDs). See bits [15:8] for description.

Reserved: Set to 0

Early Video Ready: Generate VID_RDY output signal one-half VID_CLK period early to improve the speed of the video port

operation. 0 = Disable; 1 = Enable.

If bit 30 is enabled, this bit (bit 25) should be set to 0.

Initial Buffer Read Address: This is the MSB of the Initial Buffer Read Address. See bits [23:16] for description.

23:16

Initial Buffer Read Address: This field is used to preload the starting read address for the line buffers at the beginning of

each display line. It is used for hardware clipping of the video window at the left edge of the active display. It represents the

DWORD address of the source pixel which is to be displayed first. For an unclipped window, this value should be 0.

15:8

Video Line Size (DWORDs): This field represents the horizontal size of the source video data in DWORDs.

Y Filter Enable: Vertical filter. 0 = Disable; 1= Enable.

X Filter Enable: Horizontal filter. 0 = Disable; 1 = Enable.

CSC Bypass: Allows color-space-converter to be bypassed. Primarily used for displaying an RGB graphics overlay rather

than a YUV video overlay. 0 = Overlay data passes through CSC; 1 = Overlay data bypasses CSC.

GV Select: Selects whether graphics or video data will be passed through the scaler hardware.

0 = Video data; 1 = Graphics data.

3:2

Video Input Format: This field defines the byte ordering of the video data on the VID_DATA bus.

8-Bit Mode (Value Byte Order [0:3])

16-Bit Mode (Value Byte Order [0:3])

00 = U Y0 V Y1 (also used for RGB 5:6:5 input)

01 = Y1 V Y0 U or 4:2:0

01 = Y0 U Y1 V

10 = Y0 U Y1 V

10 = Y1 V Y0 U or 4:2:0

11 = Y0 V Y1 U

11 = Reserved

If bit 28 is set for 4:2:0 mode, these bits (bits [3:2]) should be set to 01 for 8-bit video mode and 10 for 16-bit video mode.

Note: U = Cb, V = Cr

Video Register Update: Allow video position and scale registers to be updated simultaneously on next occurrence of

vertical sync. 0 = Disable; 1 = Enable.

Video Enable: Video acceleration hardware. 0 = Disable; 1 = Enable.

CS5530A Datasheet(PDF) 135 Page - Advanced Micro Devices

CS5530A Datasheet(HTML) 135 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL