Electronic Components Datasheet Search
  English  ▼

X  

9880 Datasheet(PDF) 23 Page - Intel Corporation

Part # 9880
Description  Advanced 10/100 Repeater with Intergrated Management
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

9880 Datasheet(HTML) 23 Page - Intel Corporation

Back Button 9880 Datasheet HTML 19Page - Intel Corporation 9880 Datasheet HTML 20Page - Intel Corporation 9880 Datasheet HTML 21Page - Intel Corporation 9880 Datasheet HTML 22Page - Intel Corporation 9880 Datasheet HTML 23Page - Intel Corporation 9880 Datasheet HTML 24Page - Intel Corporation 9880 Datasheet HTML 25Page - Intel Corporation 9880 Datasheet HTML 26Page - Intel Corporation 9880 Datasheet HTML 27Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 118 page
background image
Advanced 10/100 Repeater with Integrated Management — LXT9860/9880
Datasheet
Document #: 248987
Revision#: 003
Rev Date: 08/07/01
23
43
44
45
48
49
IR100DAT0
IR100DAT1
IR100DAT2
IR100DAT3
IR100DAT4
I/O
Tri-state
Schmitt
PU
100 Mbps IRB Data. These bidirectional signals carry 5-bit data
on the 100 Mbps IRB. Data is driven on the falling edge and
sampled on the rising edge of IR100CLK. Buffer these signals
between boards.
50
IR100CLK
I/O
Tri-state
Schmitt
PD
100 Mbps IRB Clock. This bidirectional, non-continuous, 25 MHz
clock is recovered from received network traffic. Schmitt triggering
is used to increase noise immunity. This signal must be pulled to
VCC when idle. One 1 k
Ω pull-up resistor on both sides of a
74LVT245 buffer is recommended.
56
IR100ISO
O
100 Mbps Stack Backplane Isolate. This output allows one
LXT98x0 per board the ability to enable or disable an external
bidirectional transceiver (74LVT245). Attach the output to the
Enable input of the 74LVT245. The output is driven High (disable)
to isolate the 100 Mbps IRB.
10 Mbps IRB Signals
11
IR10DAT
I/O
OD
PD
10 Mbps IRB Data. This bidirectional signal carries data on the
10 Mbps IRB. Data is driven and sampled on the rising edge of
the corresponding IRCLK. This signal must be pulled High by a
330
Ω resistor. Buffer this signal between boards.
12
IR10CLK
I/O
Tri-state
Schmitt
PD
10 Mbps10 Mbps IRB Clock. This bidirectional, non-continuous,
10 MHz clock is recovered from received network traffic. During
idle periods, the output is high-impedance. Schmitt triggering is
used to increase noise immunity.
6
IR10DEN
O
OD
10 Mbps IRB Driver Enable. This output provides directional
control for an external bidirectional transceiver (74LVT245) used
to buffer the IRBs in multi-board applications. It must be pulled up
by a 330
Ω resistor. When there are multiple devices on one
board, tie all IR10DEN outputs together. If IR10DEN is tied
directly to the DIR pin on a 74LVT245, attach the on-board
IR10DAT, IR10CLK and IR10ENA signals to the “B” side of the
74LVT245, and connect the off-board signals to the “A” side of the
74LVT245.
10
IR10ENA
I/O
OD
PU
10 Mbps IRB Enable. This active Low output indicates carrier
presence on the IRB. A 330
Ω pull-up resistor is required to pull
the IR10ENA output High when the IRB is idle. When there are
multiple devices, tie all IR10ENA outputs together. Buffer these
signals between boards.
3
IR10COL
I/O
OD
PU
10 Mbps IRB Collision. This output is driven Low to indicate a
collision occurred on the 10 Mbps segment. A 330
Ω resistor is
required on each board to pull this signal High when there is no
collision. Do not connect between boards and do not buffer.
Table 5.
Inter-Repeater Backplane Signal Descriptions (Continued)
Pin
Symbol
Type
1, 2
Description
1. I = Input, O = Output, I/O = Input/Output, D = Digital, AI = Analog Input, A I/O = Analog Input/Output,
OD = Open Drain, OS = Open Source, PD = Pull Down, PU = Pull Up. Even if the IRB is not used, required
pull-up resistors must be installed as listed above.
NC = No Clamp. Pad does not clamp input in the absence of power.
2. Pins are 5V tolerant, unless indicated.
3. IR100CFS is not 5V tolerant.
4. IR10CFS is not 5V tolerant.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com