9880 datasheet(4/118 Pages) INTEL

4 / 118 page

LXT9860/9880 — Advanced 10/100 Repeater with Integrated Management

Datasheet

Document #: 248987

Revision#: 003

Rev Date: 08/07/01

3.8

IRB Operation ..................................................................................................... 47

3.8.1

IRB Signal Types ................................................................................... 48

3.8.2

IRB Isolation ........................................................................................... 48

3.8.3

10 Mbps-Only Operation ........................................................................ 48

3.8.3.1 MAC IRB Access....................................................................... 48

3.8.3.2 Management Master Chain Arbitration...................................... 48

3.8.4

LXT98x/91x/98x0 Compatibility.............................................................. 48

3.9

MII Port Operation ............................................................................................... 51

3.9.1

Preamble Handling................................................................................. 51

3.10

Serial Management I/F ........................................................................................ 52

3.10.1 SMI Signals ............................................................................................ 52

3.10.1.1Serial Clock ............................................................................... 53

3.10.1.2Serial Data I/O........................................................................... 53

3.10.2 Read and Write Operations.................................................................... 53

3.10.2.1SMI Collision Handling .............................................................. 53

3.10.2.2SMI Address Match Indication .................................................. 53

3.10.2.3SMI Frame Format .................................................................... 54

3.10.3 Address Assignment Methods ............................................................... 57

3.10.3.1Chain Arbitration Mechanism .................................................... 58

3.10.3.2PROM Arbitration Mechanism................................................... 58

3.10.3.3Address Re-Arbitration .............................................................. 59

3.10.4 Interrupt Functions ................................................................................. 59

3.11

Serial PROM Interface ........................................................................................ 59

3.12

Serial Configuration Interface.............................................................................. 60

4.0

Application Information ................................................................................................. 61

4.1

General Design Guidelines ................................................................................. 61

4.2

Typical Applications ............................................................................................ 62

4.3

Application Circuitry ............................................................................................ 63

4.3.1

Power and Ground ................................................................................. 63

4.3.1.1 Supply Filtering.......................................................................... 63

4.3.1.2 Ground Noise ............................................................................ 63

4.3.1.3 Power and Ground Plane Layout Considerations ..................... 63

4.3.1.4 Chassis Ground......................................................................... 64

4.3.1.5 The RBIAS Pin .......................................................................... 64

4.3.2

MII Terminations .................................................................................... 65

4.3.3

Twisted-Pair Interface ............................................................................ 65

4.3.3.1 Magnetics Information ............................................................... 66

4.3.4

Clock ...................................................................................................... 66

4.3.5

SMI and PROM Circuits ......................................................................... 68

4.3.6

LED Circuits ........................................................................................... 69

4.3.6.1 Direct Drive LEDs...................................................................... 69

4.3.6.2 LED Pins Multiplexed with Configuration Inputs........................ 69

4.3.6.3 Serial LEDs ............................................................................... 70

4.4

Inter-Repeater Backplane Compatibility.............................................................. 71

4.4.1

Local Backplane—3.3V Only ................................................................. 72

4.4.2

Stack Backplane—3.3V or 5V ................................................................ 72

4.4.2.1 3.3V and 5.0V Stacking Boards Cannot Be Mixed.................... 72

9880 Datasheet(PDF) 4 Page - Intel Corporation

9880 Datasheet(HTML) 4 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL