Electronic Components Datasheet Search
  English  ▼

X  

C161 Datasheet(PDF) 180 Page - Infineon Technologies AG

Part # C161
Description  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C161 Datasheet(HTML) 180 Page - Infineon Technologies AG

Back Button C161 Datasheet HTML 176Page - Infineon Technologies AG C161 Datasheet HTML 177Page - Infineon Technologies AG C161 Datasheet HTML 178Page - Infineon Technologies AG C161 Datasheet HTML 179Page - Infineon Technologies AG C161 Datasheet HTML 180Page - Infineon Technologies AG C161 Datasheet HTML 181Page - Infineon Technologies AG C161 Datasheet HTML 182Page - Infineon Technologies AG C161 Datasheet HTML 183Page - Infineon Technologies AG C161 Datasheet HTML 184Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 180 / 400 page
background image
&3,
7KH([WHUQDO%XV ,QWHUIDFH
User’s Manual
9-16
1999-08
Read/Write Signal Delay
The C161PI allows the user to adjust the timing of the read and write commands to
account for timing requirements of external peripherals. The read/write delay controls the
time between the falling edge of ALE and the falling edge of the command. Without read/
write delay the falling edges of ALE and command(s) are coincident (except for
propagation delays). With the delay enabled, the command(s) become active half a CPU
clock (1 TCL) after the falling edge of ALE.
The read/write delay does not extend the memory cycle time, and does not slow down
the controller in general. In multiplexed bus modes, however, the data drivers of an
external device may conflict with the C161PI’s address, when the early RD signal is
used. Therefore multiplexed bus cycles should always be programmed with read/write
delay.
The read/write delay is controlled via the RWDCx bits in the BUSCON registers. The
command(s) will be delayed, if bit RWDCx is ‘0’ (default after reset).
Figure 9-9
Read/Write Signal Duration Control
1) The data drivers from the previous bus cycle should be disabled when the RD signal becomes active.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com