Electronic Components Datasheet Search
  English  ▼

X  

C161 Datasheet(PDF) 190 Page - Infineon Technologies AG

Part # C161
Description  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C161 Datasheet(HTML) 190 Page - Infineon Technologies AG

Back Button C161 Datasheet HTML 186Page - Infineon Technologies AG C161 Datasheet HTML 187Page - Infineon Technologies AG C161 Datasheet HTML 188Page - Infineon Technologies AG C161 Datasheet HTML 189Page - Infineon Technologies AG C161 Datasheet HTML 190Page - Infineon Technologies AG C161 Datasheet HTML 191Page - Infineon Technologies AG C161 Datasheet HTML 192Page - Infineon Technologies AG C161 Datasheet HTML 193Page - Infineon Technologies AG C161 Datasheet HTML 194Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 190 / 400 page
background image
&3,
7KH([WHUQDO%XV ,QWHUIDFH
User’s Manual
9-26
1999-08
Note: RP0H cannot be changed via software, but rather allows to check the current
configuration.
Precautions and Hints
• The ext. bus interface is enabled as long as at least one of the BUSCON registers has
its BUSACT bit set.
• PORT1 will output the intra-segment addr. as long as at least one of the BUSCON
registers selects a demultiplexed external bus, even for multiplexed bus cycles.
• Not all addr. windows defined via registers ADDRSELx may overlap each other. The
operation of the EBC will be unpredictable in such a case. See chapter „Address
Window Arbitration“.
• The addr. windows defined via registers ADDRSELx may overlap internal addr. areas.
Internal accesses will be executed in this case.
• For any access to an internal addr. area the EBC will remain inactive (see EBC Idle
State).
RP0H
Reset Value of P0H
SFR (F108
H/84H)
Reset value: - - XX
H
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
CLKCFG
SALSEL
CSSEL
WRC
rh
rh
rh
rh
Bit
Function
WRC
Write Configuration
0:
Pins WR and BHE operate as WRL and WRH signals
1:
Pins WR and BHE operate as WR and BHE signals
CSSEL
Chip Select Line Selection (Number of active CS outputs)
00:
3 CS lines: CS2...CS0
01:
2 CS lines: CS1...CS0
10:
No CS lines at all
11:
5 CS lines: CS4...CS0 (Default without pulldowns)
SALSEL
Segment Address Line Selection (Nr. of active segment addr. outputs)
00:
4-bit segment address: A19...A16
01:
No segment address lines at all
10:
7-bit segment address: A22...A16
11:
2-bit segment address: A17...A16 (Default without pulldowns)
CLKCFG
Clock Generation Mode Configuration
These pins define the clock generation mode, i.e. the mechanism how
the internal CPU clock is generated from the externally applied (XTAL1)
input clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com