Electronic Components Datasheet Search
  English  ▼

X  

DS3172 Datasheet(PDF) 149 Page - Dallas Semiconductor

Part # DS3172
Description  Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS3172 Datasheet(HTML) 149 Page - Dallas Semiconductor

Back Button DS3172 Datasheet HTML 145Page - Dallas Semiconductor DS3172 Datasheet HTML 146Page - Dallas Semiconductor DS3172 Datasheet HTML 147Page - Dallas Semiconductor DS3172 Datasheet HTML 148Page - Dallas Semiconductor DS3172 Datasheet HTML 149Page - Dallas Semiconductor DS3172 Datasheet HTML 150Page - Dallas Semiconductor DS3172 Datasheet HTML 151Page - Dallas Semiconductor DS3172 Datasheet HTML 152Page - Dallas Semiconductor DS3172 Datasheet HTML 153Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 232 page
background image
DS3171/DS3172/DS3173/DS3174
149 of 232
Register Name:
BERT.SPR2
Register Description:
BERT Seed/Pattern Register #2
Register Address:
(0,2,4,6)66h
Bit #
15
14
13
12
11
10
9
8
Name
BSP31
BSP30
BSP29
BSP28
BSP27
BSP26
BSP25
BSP24
Default
0
0
0
0
0
0
0
0
Bit #
7
6
5
4
3
2
1
0
Name
BSP23
BSP22
BSP21
BSP20
BSP19
BSP18
BSP17
BSP16
Default
0
0
0
0
0
0
0
0
Bits 15 to 0: BERT Seed/Pattern (BSP[31:16]) - Upper 16 bits of 32 bits.
BERT Seed/Pattern (BSP[31:0]) – These 32 bits are the programmable seed for a transmit PRBS pattern, or the
programmable pattern for a transmit or receive repetitive pattern. BSP(31) will be the first bit output on the transmit
side for a 32-bit repetitive pattern or 32-bit length PRBS. BSP(31) will be the first bit input on the receive side for a
32-bit repetitive pattern.
Register Name:
BERT.TEICR
Register Description:
BERT Transmit Error Insertion Control Register
Register Address:
(0,2,4,6)68h
Bit #
15
14
13
12
11
10
9
8
Name
--
--
--
--
--
--
--
--
Default
0
0
0
0
0
0
0
0
Bit #
7
6
5
4
3
2
1
0
Name
--
--
TEIR2
TEIR1
TEIR0
BEI
TSEI
MEIMS
Default
0
0
0
0
0
0
0
0
Bits 5 to 3: Transmit Error Insertion Rate (TEIR[2:0]) – These three bits indicate the rate at which errors are
inserted in the output data stream. One out of every 10
n bits is inverted. TEIR[2:0] is the value n. A TEIR[2:0] value
of 0 disables error insertion at a specific rate. A TEIR[2:0] value of 1 result in every 10
th bit being inverted. A
TEIR[2:0] value of 2 result in every 100
th bit being inverted. Error insertion starts when this register is written to with
a TEIR[2:0] value that is non-zero. If this register is written to during the middle of an error insertion process, the
new error rate will be started after the next error is inserted.
TEIR[2:0]
Error Rate
000
Disabled
001
1 x 10
-1
010
1 x 10
-2
011
1 x 10
-3
100
1 x 10
-4
101
1 x 10
-5
110
1 x 10
-6
111
1 x 10
-7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com