Electronic Components Datasheet Search
  English  ▼

X  

VR4102 Datasheet(PDF) 188 Page - NEC

Part # VR4102
Description  64/32-bit Microprocessor
PDF  701 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

VR4102 Datasheet(HTML) 188 Page - NEC

Back Button VR4102 Datasheet HTML 184Page - NEC VR4102 Datasheet HTML 185Page - NEC VR4102 Datasheet HTML 186Page - NEC VR4102 Datasheet HTML 187Page - NEC VR4102 Datasheet HTML 188Page - NEC VR4102 Datasheet HTML 189Page - NEC VR4102 Datasheet HTML 190Page - NEC VR4102 Datasheet HTML 191Page - NEC VR4102 Datasheet HTML 192Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 188 / 701 page
background image
CHAPTER 6 EXCEPTION PROCESSING
188
6.4.14 Reserved Instruction Exception
Cause
The Reserved Instruction exception occurs when an attempt is made to execute one of the following instructions:
— Instruction with an undefined major opcode (bits 31 to 26)
— SPECIAL instruction with an undefined minor opcode (bits 5 to 0)
— REGIMM instruction with an undefined minor opcode (bits 20 to 16)
— 64-bit instructions in 32-bit User or Supervisor mode
64-bit operations are always valid in Kernel mode regardless of the value of the KX bit in the Status register. This
exception is not maskable.
Processing
The common exception vector is used for this exception, and the RI code in the ExcCode field of the Cause
register is set.
The EPC register contains the address of the reserved instruction unless it is in a branch delay slot, in which case
the EPC register contains the address of the preceding branch instruction and the BD bit of the Cause register is
set to 1.
Servicing
All currently defined MIPS ISA instructions can be executed. The process executing at the time of this exception
is handled by a UNIX SIGILL/ILL_RESOP_FAULT (illegal instruction/reserved operand fault) signal. This error is
usually fatal.
6.4.15 Trap Exception
Cause
The Trap exception occurs when a TGE, TGEU, TLT, TLTU, TEQ, TNE, TGEI, TGEUI, TLTI, TLTUI, TEQI, or
TNEI instruction results in a TRUE condition. This exception is not maskable.
Processing
The common exception vector is used for this exception, and the Tr code in the ExcCode field of the Cause
register is set.
The EPC register contains the address of the trap instruction causing the exception unless the instruction is in a
branch delay slot, in which case the EPC register contains the address of the preceding branch instruction and
the BD bit of the Cause register is set to 1.
Servicing
At the time of a Trap exception, the kernel reports the UNIX SIGFPE/FPE_INTOVF_TRAP (floating-point
exception/integer overflow) signal to the current process, but the exception is usually fatal.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com