| Electronic Components Datasheet Search |
|
VR4102 Datasheet(PDF) 202 Page - NEC |
|
|
|||||||||||||||||||||||||||||
VR4102 Datasheet(HTML) 202 Page - NEC |
|
202 / 701 page ![]() CHAPTER 7 INITIALIZATION INTERFACE 202 7.1.3 Deadman’s Switch After the Deadman’s switch unit is enabled, if the Deadman’s switch is not cleared within the specified time period, the VR4102 is immediately returned to reset status. Setting and clearing of the Deadman’s switch is performed by software. A reset by the Deadman’s switch initializes the entire internal state except for the RTC timer and the PMU. Since the DRAM is not switched to self refresh mode, the contents of DRAM after a Deadman’s switch reset are not at all guaranteed. After a reset, the processor becomes the system bus master and it begins the Cold reset exception sequence to access the reset vectors in the ROM space. Since only part of the internal status is reset when a reset occurs in the VR4102, the processor should be completely initialized by software. Figure 7-3. Deadman’s Switch L H H Reset#(internal) ColdReset#(internal) MPOWER(o) POWER(i) RSTSW#(i) RTC (internal, 32kHz) 16MasterClock Note 16ms PLL(internal) Undefined Stable oscillation Stable oscillation Stable oscillation Note MasterClock is the basic clock used in the CPU core. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |