Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ATXP032 Datasheet(PDF) 100 Page - Dialog Semiconductor

Part # ATXP032
Description  EcoXiP??High Performance Low-Power Octal Flash
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

ATXP032 Datasheet(HTML) 100 Page - Dialog Semiconductor

Back Button ATXP032 Datasheet HTML 96Page - Dialog Semiconductor ATXP032 Datasheet HTML 97Page - Dialog Semiconductor ATXP032 Datasheet HTML 98Page - Dialog Semiconductor ATXP032 Datasheet HTML 99Page - Dialog Semiconductor ATXP032 Datasheet HTML 100Page - Dialog Semiconductor ATXP032 Datasheet HTML 101Page - Dialog Semiconductor ATXP032 Datasheet HTML 102Page - Dialog Semiconductor ATXP032 Datasheet HTML 103Page - Dialog Semiconductor ATXP032 Datasheet HTML 104Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 100 / 113 page
background image
98
ATXP032
DS-ATXP032–114I–4-2020
Notes: 1. Symbols used match JEDEC xSPI spec (JESD251) where applicable. Symbols in parenthesis are the symbols used
for the same parameters in other Adesto datasheets.
tCKLCSL (tCSh)
(1)
Chip select high hold time
(relative to SCK)
Up to 100 MHz
5
ns
100 - 133 MHz
6
t
CSLDS
CS low to DS low
20
ns
t
DSLCSH
DS low to CS high
80% of
t
PERIOD
ns
t
CSHDST
CS high to DS tri-state
80% of
t
PERIOD
ns
tDS
(3)
Data-in setup time
2
ns
t
DH
(3)
Data-in hold time
0.4
ns
t
DIS
Output disable time
7.5
ns
tV
Output valid time (SCK to DS or I/O out); CL = 10pF
6
ns
t
OH
Output hold time
0
ns
t
RQ
Output skew (referenced to DS)
0.55(5)
ns
tRQH
Output hold skew (referenced to DS)
0.55(5)
ns
SR
OUT
Output slew rate
0.75
V/ns
t
WPS
Write protect setup time
20
ns
tWPH
Write protect hold time
100
ns
t
EDPD
Chip select high to deep power-down
0.5
µs
t
EUDPD
Chip select high to ultra-deep power-down
0.5
µs
t
AUDPD
Chip select high to standard SPI mode enabled (AUDPD enabled)
0
µs
t
SWRST
Software reset time
40
µs
tCL
JEDEC hardware reset - chip select low time
50
ns
t
CH
JEDEC hardware reset - chip select high time
50
ns
t
S
JEDEC hardware reset - SI setup time
5
ns
tH
JEDEC hardware reset - SI hold time
5
ns
t
RST
RESET pulse width (hardware RESET pin)
10
µs
t
HWRES
Hardware reset recovery time
70
µs
tXUDPD
JEDEC reset recovery time
50
110
µs
JEDEC reset recovery time from Ultra Deep Power Down
50
70
µs
t
RDPD
Chip select high to standby mode
(Resume from deep power-down time)
5
8
µs
14.6
AC Characteristics, All Other Parameters (Continued)
Note: All all parameters are specified for industrial temperature range (-40°C to 85°C). For extended range (KGD)
parameters, contact Adesto.
All parameters are specified for max frequency of 133 MHz.
Symbol
Parameter
Condition
Min
Typ
Max
Units



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com