Electronic Components Datasheet Search
  English  ▼

X  

P5021 Datasheet(PDF) 148 Page - NXP Semiconductors

Part # P5021
Description  P5021 QorIQ Integrated Processor Data Sheet
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

P5021 Datasheet(HTML) 148 Page - NXP Semiconductors

Back Button P5021 Datasheet HTML 144Page - NXP Semiconductors P5021 Datasheet HTML 145Page - NXP Semiconductors P5021 Datasheet HTML 146Page - NXP Semiconductors P5021 Datasheet HTML 147Page - NXP Semiconductors P5021 Datasheet HTML 148Page - NXP Semiconductors P5021 Datasheet HTML 149Page - NXP Semiconductors P5021 Datasheet HTML 150Page - NXP Semiconductors P5021 Datasheet HTML 151Page - NXP Semiconductors P5021 Datasheet HTML 152Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 155 page
background image
P5021 QorIQ Integrated Processor Data Sheet, Rev. 1
Hardware design considerations
Freescale Semiconductor
148
3.6.3
Guidelines for high-speed interface termination
This section provides the guidelines for high-speed interface termination when the SerDes interface is entirely unused or when
it is partly unused.
3.6.3.1
SerDes interface entirely unused
If the high-speed SerDes interface is not used at all, the unused pin should be terminated as described in this section.
The following pins must be left unconnected:
•
SD_TX[19:0]
•SD_TX[19:0]
•SD_IMP_CAL_RX
•
SD_IMP_CAL_TX
•
SD1_IMP_CAL_RX
•
SD1_IMP_CAL_TX
The following pins must be connected to SGND:
•
SD_RX[19:0]
•SD_RX[19:0]
•
SD_REF_CLK1, SD_REF_CLK2, SD_REF_CLK3, SD_REF_CLK4
•
SD_REF_CLK1, SD_REF_CLK2, SD_REF_CLK3, SD_REF_CLK4
The RCW configuration fields SRDS_LPD_B1, SRDS_LPD_B2, SRDS_LPD_B3, and SRDS_LPD_B4, all bits must be set to
power down all the lanes in each bank.
The RCW configuration field SRDS_EN may be cleared to power down the SerDes block for power saving. Setting
RCW[SRDS_EN_S1] = 0 powers down the PLLs of banks 1 to 3; RCW[SRDS_EN_S2]=0 powers down the PLL of bank 4.
Additionally, software may configure SRDSBnRSTCTL[SDRD] = 1 for the unused banks to power down the SerDes bank
PLLs to save power.
Note that both SVDD and XVDD must remain powered.
3.6.3.2
SerDes interface partly unused
If only part of the high speed SerDes interface pins are used, the remaining high-speed serial I/O pins should be terminated as
described in this section.
The following pins must be left unconnected:
•SD_TX[n]
•SD_TX[n]
The following unused pins must be connected to SGND:
•SD_RX[n]
•SD_RX[n]
•
SD_REF_CLK1, SD_REF_CLK1 (If entire SerDes bank 1 unused)
•
SD_REF_CLK2, SD_REF_CLK2 (If entire SerDes bank 2 unused)
•
SD_REF_CLK3, SD_REF_CLK3 (If entire SerDes bank 3 unused)
•
SD_REF_CLK4, SD_REF_CLK4 (If entire SerDes bank 4 unused)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com