AM625 datasheet(136/235 Pages) TI

136 / 235 page

Table 7-60. GPMC and NOR Flash Switching Characteristics – Synchronous Mode

see Figure 7-45, Figure 7-46, Figure 7-47, Figure 7-48, and Figure 7-49

NO.

(2)

PARAMETER

DESCRIPTION

MODE(16)

MIN

MAX

MIN

MAX

UNIT

100 MHz

133 MHz

1 / tc(clk)

Period, output clock GPMC_CLK(15)

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

10.00

7.52

tw(clkH)

Typical pulse duration, output clock

GPMC_CLK high

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

0.475P

- 0.3(14)

0.475P

- 0.3(14)

tw(clkL)

Typical pulse duration, output clock

GPMC_CLK low

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

0.475P

- 0.3(14)

0.475P

- 0.3(14)

td(clkH-csnV)

Delay time, output clock GPMC_CLK

rising edge to output chip select

GPMC_CSn[i] transition(13)

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1;

no extra_delay

F - 2.2

(5)

F +

3.75

F - 2.2

(5)

F +

3.75

td(clkH-CSn[i]V)

Delay time, output clock GPMC_CLK

rising edge to output chip select

GPMC_CSn[i] invalid(13)

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1;

no extra_delay

E - 2.2

(4)

E +

3.18

E - 2.2

(4)

E + 4.5

td(aV-clk)

Delay time, output address

GPMC_A[27:1] valid to output clock

GPMC_CLK first edge

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

B - 2.3

(2)

B + 4.5 B - 2.3

(2)

B + 4.5

td(clkH-aIV)

Delay time, output clock GPMC_CLK

rising edge to output address

GPMC_A[27:1] invalid

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

-2.3

4.5

-2.3

4.5

td(be[x]nV-clk)

Delay time, output lower byte

enable and command latch enable

GPMC_BE0n_CLE, output upper byte

enable GPMC_BE1n valid to output

clock GPMC_CLK first edge

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

B - 2.3

(2)

B + 1.9 B - 2.3

(2)

B + 1.9

td(clkH-be[x]nIV) Delay time, output clock GPMC_CLK

rising edge to output lower byte

enable and command latch enable

GPMC_BE0n_CLE, output upper byte

enable GPMC_BE1n invalid(10)

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

D -

2.3(3)

D + 1.9 D - 2.3

(3)

D + 1.9

td(clkL-be[x]nIV)

Delay time, GPMC_CLK falling edge

to GPMC_BE0n_CLE, GPMC_BE1n

invalid(11)

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

D - 2.3

(3)

D + 1.9 D - 2.3

(3)

D + 1.9

td(clkL-be[x]nIV). Delay time, GPMC_CLK falling edge

to GPMC_BE0n_CLE, GPMC_BE1n

invalid(12)

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

D - 2.3

(3)

D + 1.9 D - 2.3

(3)

D + 1.9

td(clkH-advn)

Delay time, output clock GPMC_CLK

rising edge to output address

valid and address latch enable

GPMC_ADVn_ALE transition

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1;

no extra_delay

G -

2.3(6)

G + 4.5 G - 2.3

(6)

G + 4.5

td(clkH-advnIV)

Delay time, output clock GPMC_CLK

rising edge to output address

valid and address latch enable

GPMC_ADVn_ALE invalid

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1;

no extra_delay

D - 2.3

(3)

D + 4.5 D - 2.3

(3)

D + 4.5

F10 td(clkH-oen)

Delay time, output clock GPMC_CLK

rising edge to output enable

GPMC_OEn_REn transition

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1;

no extra_delay

H - 2.3

(7)

H + 3.5 H - 2.3

(7)

H + 3.5

F11 td(clkH-oenIV)

Delay time, output clock GPMC_CLK

rising edge to output enable

GPMC_OEn_REn invalid

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1;

no extra_delay

H - 2.3

(7)

H + 3.5 H - 2.3

(7)

H + 3.5

AM625, AM623

SPRSP58 – JUNE 2022

www.ti.com

136

Submit Document Feedback

Product Folder Links: AM625 AM623

AM625 Datasheet(PDF) 136 Page - Texas Instruments

AM625 Datasheet(HTML) 136 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL