Electronic Components Datasheet Search
  English  ▼

X  

MEC1632 Datasheet(PDF) 126 Page - Microchip Technology

Part # MEC1632
Description  Low Power 32-Bit Mobile Embedded Controller
PDF  636 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1632 Datasheet(HTML) 126 Page - Microchip Technology

Back Button MEC1632 Datasheet HTML 122Page - Microchip Technology MEC1632 Datasheet HTML 123Page - Microchip Technology MEC1632 Datasheet HTML 124Page - Microchip Technology MEC1632 Datasheet HTML 125Page - Microchip Technology MEC1632 Datasheet HTML 126Page - Microchip Technology MEC1632 Datasheet HTML 127Page - Microchip Technology MEC1632 Datasheet HTML 128Page - Microchip Technology MEC1632 Datasheet HTML 129Page - Microchip Technology MEC1632 Datasheet HTML 130Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 636 page
background image
MEC1632
DS00001592B-page 126
 2012-2018 Microchip Technology Inc.
7.6.3
RESET PIN INTERFACE
7.6.3.1
RESETI#
As illustrated in Figure 7-19, when asserted (‘0’) the RESETI# input can force the equivalent of a VTRGD to the
MEC1632. The RESETI# input includes an analog glitch filter (Note 7-40). Timing for the RESETI# input is shown in
Figure 7-19 and Table 7-27.
The RESETI# input also affects the JTAG interface as defined in Section 44.7.3.1, "Async JTAG RESET," on page 586.
Note 7-40
The RESETI# input can tolerate glitches of no more than 50ns.
7.6.3.2
RESETO#
The RESETO# output pin GPIO062/RESETO# defaults to an output ‘low’ following a VTR power up, or assertion of the
RESETI# input pin. Firmware de-asserts RESETO# by making the GPIO062 output ‘high’.
7.6.4
VTRGD
VTRGD is the reset signal for the 20 MHz Oscillator and the source for nSYS_RST and nEC_RST.
As shown in Figure 7-18, Figure 7-20 and in Table 7-28, VTRGD is asserted following a delay after the VTR and
VTR_1.8 power supplies exceed preset voltage thresholds as defined in Table 7-25, “VTR/VBAT Reset Thresholds,” on
page 124. VTRGD is de-asserted as soon as either the VTR or VTR_1.8 power supplies drop below these thresholds
(see Figure 7-21, "VTR Power-Down Timing").
VTRGD can also be asserted as a result of a Watch-Dog Timer Forced Reset as described in Section 7.7.4, "Watch-
Dog Timer Forced Reset," on page 130, and by the RESETI# pin in the RESET Pin Interface.
FIGURE 7-19:
RESETI# TIMING
TABLE 7-27:
RESETI# TIMING PARAMETERS
Symbol
Parameter
Limits
Units
Comments
MIN
MAX
tF
RESETI# Fall time
0
10
s
tR
RESETI# Rise time
0
10
s
tRESET
Minimum Reset Time
1
s
Note 7-40
tR
tF
VSS
tRESET
0.8V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com