Electronic Components Datasheet Search
  English  ▼

X  

SM8521 Datasheet(PDF) 23 Page - Sharp Corporation

Part # SM8521
Description  8-Bit Single-Chip Microcomputer
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SHARP [Sharp Corporation]
Direct Link  http://sharp-world.com/
Logo SHARP - Sharp Corporation

SM8521 Datasheet(HTML) 23 Page - Sharp Corporation

Back Button SM8521 Datasheet HTML 19Page - Sharp Corporation SM8521 Datasheet HTML 20Page - Sharp Corporation SM8521 Datasheet HTML 21Page - Sharp Corporation SM8521 Datasheet HTML 22Page - Sharp Corporation SM8521 Datasheet HTML 23Page - Sharp Corporation SM8521 Datasheet HTML 24Page - Sharp Corporation SM8521 Datasheet HTML 25Page - Sharp Corporation SM8521 Datasheet HTML 26Page - Sharp Corporation SM8521 Datasheet HTML 27Page - Sharp Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 56 page
background image
SM8521
- 23 -
Hardware Reset
The hardware reset is an initial function for SM8521
system and comes from the following sources.
• External reset
If the RESETB pin is applied to Low level in
SM8521 operating, the hardware resets.
• Watchdog timer overflow
While watchdog timer overflows, the hardware
resets.
The above 2 hardware reset sources initializate the
system.
OPERATING EXPLANATIONS
• Hardware reset operation
When the SM8521 is operating, a built-in pull-up
resistor keeps the RESETB pin at High level. If
external circuit (like as reset IC etc.) applies Low
level voltage to RESETB pin, the SM8521 is reset
by hardware after approximately two instruction
cycles. To ensure hardware reset execution keeps
the RESETB pin at Low level over two instruction
cycles of system clock.
The pin back to High level from Low level starts the
warming up counter built-in SM8521. When the
counter overflows, about 218 x main-clock leaves its
hardware reset state and begins the program
execution from the instruction at address 1020H. In
the warming up interval, SM8521 is in HALT mode
state.
Same as watchdog timer overflow case, the CPU
leaves the hardware reset behind warming up period.
Interrupt Function
The SM8521 supports 10 interrupt sources.
In these interrupts, watchdog timer and illegal
instruction trap interrupts belong to non-maskable
interrupts, the others, however, are maskable
interrupts. 10 interrupt sources are shared to
independent interrupt vector respectively, in the
ROM address area between 1000H-101FH. And, the
maskable interrupts are set 8 steps with priority
level.
With priority 8 levels
With priority 1 level
WDT (NMI)
I
0
IM
0
1
2
PS0
PS1
Illegal instruction trap
Interrupt signal
Interrupt process
IE0
IE1
IR0
IR1
Interrupt request register
Interrupt enable register
Fig. 10
Interrupt Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com