| Electronic Components Datasheet Search |
|
SM8521 Datasheet(PDF) 48 Page - Sharp Corporation |
|
|
|||||||||||||||||||||||||||||
SM8521 Datasheet(HTML) 48 Page - Sharp Corporation |
|
48 / 56 page ![]() SM8521 UART Transmit Data Register (URTT) Transmit data register URTT is an 8-bit write only register which stores the UART transmit data. When the transmission operation starts, the content of this register LSB first is output from P71/TxD pin. UART Receive Data Register (URTR) Receive data register URTR is an 8-bit read only register which stores the UART receive data. When the receive operation starts, the receive data LSB first will be moved into the receive data shift register from P70/RxD pin. Once the receive operation is complete, the content of the receive data shift register is loaded into this receive data register URTR (duplex buffer). UART Status Register (URTS) Status register (URTS) is an 8-bit read only register containing the flags of the UART interface transmit/ receive status. Bit 7 0 Bits 7 to 6 : Set ‘0’ Bit 5 : Receiver busy bit (RBSY) Bit 4 : Overrun error bit (OR) Bit 3 : Frame error bit (FE) Bit 2 : Parity error bit (PE) Bit 1 : Transmit data register empty bit (TDRE) Bit 0 : Receiver data register full bit (RDRF) - - RBSY OR FE PE TDRE TDRF BIT CONTENT 0 UART receiver is other than the following. 1 UART receiver processing incoming data. BIT CONTENT 0 Clear condition (1) While reading the status register URTS (2) Hardware reset 1 Set condition (1) While overrun error occurs (the next receive is complete under the bit RDRF = ‘1’. ) at receive data BIT CONTENT 0 Clear condition (1) While reading the status register URTS (2) Hardware reset 1 Set condition (1) While frame error occurs (stop bit = ‘0’ is detected.) at receive data. BIT CONTENT 0 Clear condition (1) While reading the status register URTS (2) Hardware reset 1 Set condition (1) Parity error occurs at receive data BIT CONTENT 0 Clear condition (1) While writing to transmit data register URTT 1 Set condition (1) While having finished transmitting operation. (2) Hardware reset BIT CONTENT 0 Clear condition (1) While reading from receive data register URTR (2) Hardware reset 1 Set condition (1) While receive data is transferring to receive data register URTR from receive data shift register. - 48 - |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |