SM8521 datasheet(51/56 Pages) SHARP

51 / 56 page

SM8521

- 51 -

INSTRUCTION SET

The instruction set of the SM85CPU has the

following characteristics :

• The instruction set is the result of subtle

design and consists of 67 types of basic

instructions.

• The powerful bit manipulation instructions

includes plural bits transfer, logical operation

between bits, and the bit test and jump

instructions that incorporates a test and

condition branch in the same instruction.

• There are transfer, operation and conditional

branch instructions for 16-bit. The actions of

transfer, operation and long jump for word

data can be processed in High speed.

• There are arithmetic instructions for multi-

plication and division.

Multiplication : 8-bit x 8-bit

→16-bit

Division : 16-bit x 16-bit

→16-bit remaining

8-bit

• 23 types of memory addressing mode

• By variety of memory addressing modes, the

accessing to RAM, ROM, and register file

can be operated .

Definition of Symbols

Instruction Summary

Load Instructions

INSTRUCTION OPERAND

FUNCTION

CLR

dst

←0 (Clear)

MOV

dst, src

dst

←src (Move)

MOVM

dst, IM, src

dst

←(dst AND IM) OR src

(Move Under Mask)

MOVW

dst, src

dst

←src

(Move Word)

POP

dst

←@SP, SP←SP+1

(Pop from Stack)

POPW

dst

←@SP, SP←SP+2

(Pop Word from Stack)

PUSH

src

←SP–1, @SP←src

(Push to Stack)

PUSHW

src

←SP–2, @SP←src

(Push Word to Stack)

SYMBOL

EXPLANATION

Program counter

Stack pointer

@SP

Indirect stack pointer

PS0

Processor status 0

PS1

Processor status 1

Carry flag

Zero flag

Sign flag

Overflow flag

Decimal complement flag

Half carry flag

Bit flag

Interrupt enable

dst

Destination

src

Source

Condition code

SM8521 Datasheet(PDF) 51 Page - Sharp Corporation

SM8521 Datasheet(HTML) 51 Page - Sharp Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL