Electronic Components Datasheet Search
  English  ▼

X  

TPS54KB21 Datasheet(PDF) 11 Page - Texas Instruments

Part # TPS54KB21
Description  TPS54KB2x 4-V to 16-V Input, 25-A, Remote Sense, D-CAP4 Synchronous Buck Converter
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TPS54KB21 Datasheet(HTML) 11 Page - Texas Instruments

Back Button TPS54KB21 Datasheet HTML 7Page - Texas Instruments TPS54KB21 Datasheet HTML 8Page - Texas Instruments TPS54KB21 Datasheet HTML 9Page - Texas Instruments TPS54KB21 Datasheet HTML 10Page - Texas Instruments TPS54KB21 Datasheet HTML 11Page - Texas Instruments TPS54KB21 Datasheet HTML 12Page - Texas Instruments TPS54KB21 Datasheet HTML 13Page - Texas Instruments TPS54KB21 Datasheet HTML 14Page - Texas Instruments TPS54KB21 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 34 page
background image
7.3.3 Adjustable Soft Start
The device implements an externally adjustable soft start set by the external soft-start capacitor (CSS) connected
between the SS and AGND pins. The SS pin has a 36-µA internal pullup current source (ISS) that charges
CSS. The FB voltage follows the SS pin voltage with a small offset. When the SS pin voltage is near the
internal reference voltage, a smooth transition occurs to FB being regulated to the internal reference. The device
soft-start period is complete when the SS pin voltage reaches VSS(DONE) given in the Electrical Characteristics
table.
The CSS value can be determined by Equation 1. The soft-start capacitor must be in the range of 10 nF to 1 µF.
TI does not recommend leaving the SS pin open. The soft-start time is typically selected to either satisfy timing
requirements in the system or to minimize inrush current to charge the output capacitors during start-up.
CSS=tSS×ISS
VFB_REG
(1)
If during normal operation VIN goes below its UVLO, VCC goes below its UVLO, the EN pin is pulled below
the VEN(F) threshold, the output turns off due to under voltage protection or a thermal shutdown event occurs,
the device stops switching and an internal discharge path is enabled to discharge the SS pin capacitance. This
internal discharge path remains active as long as there is sufficient VCC to enable it, typically 1.5 V. The internal
discharge path is disabled when the device enters the soft-start period during power up.
CSS also sets the hiccup wait-time before a restart attempt for the TPS54KB22 and TPS54KB23 devices. After a
fault triggers the hiccup response the soft-start capacitor is discharged through the internal discharge path, then
recharged with the internal pull-up current source to VSS(DONE) seven times. This response sets the hiccup wait
time to 7×tSS.
7.3.4 Power Good
The device has a power-good (PG or PGOOD) output that goes high to indicate when the converter output is in
regulation. The power-good output is an open-drain output and must be pulled up to the VCC pin or an external
voltage source (< 5.5 V) through a pullup resistor (typically 30.1 kΩ) to go high. The recommended power-good
pullup resistor value is 1 kΩ to 100 kΩ.
After the soft-start ramp finishes, the power-good signal becomes high after a 1-ms internal delay. An internal
soft-start done signal goes high when the SS pin voltage reaches VSS(DONE) to indicate the soft-start ramp
has finished. If the FB voltage drops to 80% of the VREF voltage or exceeds 116% of the VREF voltage, the
power-good signal latches low after a 3-µs internal delay. The power-good signal can only be pulled high again
after re-toggling EN or a reset of VIN.
If an OV event causes the FB voltage to exceed the OV threshold during soft-start, but the FB voltage drops
below the OV threshold before soft-start is completed, the power-good signal does not latch low until FB
exceeds the OV threshold or drops below UV threshold. The OV or UV event must occur after the soft-start ramp
finishes for the power-good signal to latch low. FB exceeding the OV threshold during soft-start does, however,
trigger the OV fault, and the devices response to OV (described in Section 7.3.12) typically pulls the output
voltage below the UV threshold.
If the input supply fails to power up the device (for example VIN and VCC both stay at zero volts) and this pin
is pulled up through an external resistor, the power-good pin clamps itself low to the low-level specified in the
POWER GOOD section in the Electrical Characteristics.
7.3.5 Output Voltage Setting
The output voltage is programmed by the voltage-divider resistors, RFB_T and RFB_B. Connect RFB_T between the
FB pin and the positive node of the load, and connect RFB_B between the FB pin and GOSNS pin. The FB pin is
regulated to the internal reference (VREF). The recommended RFB_B value is 10 kΩ, ranging from 1 kΩ to 20 kΩ.
Determine RFB_T by using Equation 2.
RFB_T=VO−VFB_REG
VFB_REG ×RFB_B
(2)
www.ti.com
TPS54KB20
SLVSGP3 – MAY 2023
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
11
Product Folder Links: TPS54KB20



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com