Electronic Components Datasheet Search
  English  ▼

X  

EB632 Datasheet(PDF) 25 Page - Freescale Semiconductor, Inc

Part # EB632
Description  Functional Differences Between MSC8101 (Mask 2K42A) and MSC8103 (Mask 2K87M)
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

EB632 Datasheet(HTML) 25 Page - Freescale Semiconductor, Inc

Back Button EB632 Datasheet HTML 21Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 22Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 23Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 24Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 25Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 26Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 27Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 28Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 29Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 112 page
background image
HDI16
Functional Differences Between MSC8101 (Mask 2K42A) and MSC8103 (Mask 2K87M), Rev. 2
Freescale Semiconductor
25
Table 18 shows the result of the four kinds of reset on bits in each of the HDI16 registers accessible to the host
processor. The hardware reset is caused by asserting the RESET signal. The individual reset is caused by clearing
HPCR[HEN].
Table 19 shows the effects of the INIT command in relation to the values of TREQ and RREQ.
Table 20 and Table 21 summarize the effect of RREQ and TREQ on the HREQ and HRRQ signals.
Table 18. Host-Side Registers After Reset
Register
Name
Register
Data
Reset Type
Hardware (HW)
Reset
Individual (IR)
Reset
ICR
All Bits
0
—
CVR
NMI
0
0
HC
0
0
HV[0–6]
0
—
ISR
HREQ
0
1 if TREQ is set;
0 otherwise
HF[4–7]
0
—
TRDY
1
1
TXDE
1
1
RXDF
0
0
RX
RX[0–3]
empty
empty
TX
TX[0–3]
empty
empty
Table 19. Effects of the INIT Command
TREQ
RREQ
After INIT Execution
Transfer Direction
Initialized
0
0
INIT = 0
None
0
1
INIT = 0; ISR[RXDF] = 0; HSR[HTFE/HTFNF] = 1
Core to host
1
0
INIT = 0; ISR[TXDE] = 1; HSR[HRFF/HRFNE] = 0
Host to core
1
1
INIT = 0; ISR[RXDF] = 0; HSR[HTFE/HTFNF] = 1;
ISR[TXDE] = 1; HSR[HRFF/HRFNE] = 0
Host to/from core
Table 20. TREQ and RREQ Modes (HDRQ = 0) in Non-DMA Mode (HICR=1)
TREQ
RREQ
HREQ Signal
0
0
No interrupts (polling)
0
1
ISR[RXDF] request (interrupt)
1
0
ISR[TXDE] request (interrupt)
1
1
ISR[RXDF] and ISR[TXDE] request (interrupts)
Table 21. TREQ and RREQ Modes (HDRQ = 1) in Non-DMA Mode (HICR=1)
TREQ
RREQ
HTRQ Signal
HRRQ Signal
0
0
No interrupts (polling)
No interrupts (polling)
0
1
No interrupts (polling)
ISR[RXDF] request (interrupt)
1
0
ISR[TXDE] request (interrupt)
No interrupts (polling)
1
1
ISR[TXDE] request (interrupt)
ISR[RXDF] request (interrupt)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com