Electronic Components Datasheet Search
  English  ▼

X  

EB632 Datasheet(PDF) 34 Page - Freescale Semiconductor, Inc

Part # EB632
Description  Functional Differences Between MSC8101 (Mask 2K42A) and MSC8103 (Mask 2K87M)
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

EB632 Datasheet(HTML) 34 Page - Freescale Semiconductor, Inc

Back Button EB632 Datasheet HTML 30Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 31Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 32Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 33Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 34Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 35Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 36Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 37Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 38Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 112 page
background image
Functional Differences Between MSC8101 (Mask 2K42A) and MSC8103 (Mask 2K87M), Rev. 2
34
Freescale Semiconductor
HDI16
9.3
HREQ Logic Differences
The following sections describe the implementation of HREQ logic for the 2K42A and 2K87M mask sets.
9.3.1 2K42A Mask Set HREQ Logic
When HREQ is connected to the host processor interrupt input, the HDI16 asserts HREQ to request service from
the host processor. HREQ is asserted when TXDE is set and/or ISR[RXDF] is set, and the corresponding enable bit
(TREQ or RREQ, respectively) is set, as Figure 9 shows.
The host processor acknowledges host interrupts by executing an interrupt service routine. The host processor tests
ISR[RXDF] and ISR[TXDE] to determine the interrupt source. The host processor interrupt service routine must
read or write the appropriate HDI16 data register to clear the interrupt. HREQ is deasserted under the following
conditions:
•
The enabled request is cleared or masked.
•
The SC140 core is reset.
9.3.2 2K87M Mask Set HREQ Logic
When HREQ is connected to the host processor interrupt input, the HDI16 asserts HREQ to request service from
the host processor. HREQ is asserted according to the programming of ICR[HTRA] and the status bits TXDE,
TXDE16, and TXDE2 when ICR[TREQ] is set, or according to the programming of ICR[HRRA] and the status
bits RXDF, RXDF16, and RXDF32 when ICR[RREQ] is set, as Figure 10 shows. The programming of HRRA or
HTRA chooses the status bit, and depending on its value, HREQ is asserted or deasserted.
Figure 9. HDI16 Host Request Structure
TREQ
RREQ
ICR
Enable
815
INIT
Status
8
15
TRDY
TXDE
RXDF
ISR
HREQ
Host Request
Asserted
HRRQ
HREQ
HTRQ



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com