Electronic Components Datasheet Search
  English  ▼

X  

EB632 Datasheet(PDF) 18 Page - Freescale Semiconductor, Inc

Part # EB632
Description  Functional Differences Between MSC8101 (Mask 2K42A) and MSC8103 (Mask 2K87M)
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

EB632 Datasheet(HTML) 18 Page - Freescale Semiconductor, Inc

Back Button EB632 Datasheet HTML 14Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 15Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 16Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 17Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 18Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 19Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 20Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 21Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 22Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 112 page
background image
Functional Differences Between MSC8101 (Mask 2K42A) and MSC8103 (Mask 2K87M), Rev. 2
18
Freescale Semiconductor
Clock System
6.3
System Clock Control Register (SCCR)
The 2K87M mask set adds a new field (CLKODIS) to the SCCR. The functionality of the common field (DFBRG)
is the same. Figure 8 shows the register layout and Table 12 lists the bit descriptions.
SPLLMF
20–23
Configuration
Pins
Unaffected
SPLL Multiplication Factor
0101
SPLL MF = 10
0110
SPLL MF = 12
0111
SPLL MF = 14
1000
SPLL MF = 16
1001
SPLL MF = 18
1010
SPLL MF = 20
1011
SPLL MF = 22
1100
SPLL MF = 24
1101
SPLL MF = 26
1110
SPLL MF = 28
1111
SPLL MF = 30
All other combinations not used
—
24
——
Reserved
DLLDIS
25
Configuration
Pins
Unaffected
DLL Disable
0
DLL operation is enabled
1
DLL is disabled
—
26–27
——
Reserved
COREDF
28–31
Configuration
Pins
Unaffected
Core Division Factor
0000
CORE DF = 1
0001
CORE DF = 2
0010
CORE DF = 3
0011
CORE DF = 4
0100
CORE DF = 5
0101
CORE DF = 6
All other combinations not used.
Bit
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
—
Type
Reserved
Reset
—
Bit
1617
18
192021
22
232425
26
272829
30
31
—
CLKODIS
—DFBRG
Type
Reserved
R/W
Reserved
R/W
Reset
—
0
—
0
1
Figure 8. System Clock Control Register (SCCR)—0x10C80
Table 12. SCCR Bit Descriptions
Name
Bit No.
Defaults
Description
Settings
PORESET
Hard Reset
—
0–26
—
—
Reserved. Write to 0 fro future compatibility.
CLKODIS
27
0Unaffected
CLKOUT Disable
Disables the CLKOUT signal. The value of
CLKOUT when disabled is indeterminate (can be 1
or 0).
0
CLKOUT enabled (default)
1
CLKOUT disabled
Note: This bit is reserved in mask set
2K42A.
Table 11. 2K87M Mask Set SCMR Field Descriptions (Continued)
Name
Bit No.
Defaults
Description
Settings
PORESET
Hard Reset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com