| Electronic Components Datasheet Search |
|
EB632 Datasheet(PDF) 70 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
EB632 Datasheet(HTML) 70 Page - Freescale Semiconductor, Inc |
|
70 / 112 page ![]() Functional Differences Between MSC8101 (Mask 2K42A) and MSC8103 (Mask 2K87M), Rev. 2 70 Freescale Semiconductor Errata CPM74 FCC HDLC Controller Stops Transmitting When Using Nibble Mode With MFF=0 Date Added: 8/27/2001 Description: When running an FCC in HDLC nibble mode with the multi-frame per FIFO bit off (MFF=0) the CPM may lose synchronization with the FCC HDLC controller. As a result the HDLC controller will get stuck and stop transmission. Workaround: When running the FCC in HDLC nibble mode set the MFF=1 or alternatively run the FCC in HDLC bit mode. 0K40A 1K42A 2K42A CPM76 First transmitted bit zero in FCC Transparent Mode with GFMR[CTSS]=1 Date Added: 8/27/2001 Description: When using an FCC in transparent mode the first bit of a frame is transmitted as zero every time RTS is asserted before CTS is asserted when CTS is sampled synchronously with data (GFMR[CTSS]=1). If CTS is in pulse mode (GFMR[CTSP]=1) only the first frame is affect- ed because CTS is ignored thereafter. If CTS is not in pulse mode (GFMR[CTSP]=0) then every frame is affected separately. Workaround: If the receiver synchronizes on a 8/16-bit sync pattern stored in the FDSR register (GFMR[SYNL]=1x) ensure that the synchronization pattern starts with a “0”. If no synchroniza- tion pattern is used (GRMR[SYNL]=0x) add a one-byte dummy buffer before sending the real data buffers. 0K40A 1K42A 2K42A CPM79 FCC Fast Ethernet Flow Control Date Added: 3/14/2002 Description: When the FCC receives a flow control pause message with MAC parameter =0xffff, it sets a zero delay instead of maximum delay. 0K40A 1K42A 2K42A CPM80 MCC CES User Template Date Added: 3/14/2002 Description: If the transparent MCC Tx CES channel requires the user template (CHAMR[UTM]=1) only the first 8 bytes of the user defined pattern are transmitted. Then the transmitter will continue to send bytes 4-7 of the pattern continuously until the counter reaches 0. Any bytes defined in the pattern after byte 7 are never transmitted. Workaround: Use a template size of 8 bytes. 0K40A 1K42A 2K42A CPM85 Only One BSY Interrupt Generated for AAL0 Date Added: 5/21/2002 Description: When using AAL0, only one BSY interrupt will be received regardless of the num- ber of BSY events that are generated. Workaround: None. 0K40A 1K42A 2K42A Table 48. Errata Resolved in Mask Set 2K87M (Continued) Errata Number Errata Description Applies to Mask |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |