Electronic Components Datasheet Search
  English  ▼

X  

SC4000 Datasheet(PDF) 22 Page - NXP Semiconductors

Part # SC4000
Description  Universal Timeslot Interchange
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC4000 Datasheet(HTML) 22 Page - NXP Semiconductors

Back Button SC4000 Datasheet HTML 18Page - NXP Semiconductors SC4000 Datasheet HTML 19Page - NXP Semiconductors SC4000 Datasheet HTML 20Page - NXP Semiconductors SC4000 Datasheet HTML 21Page - NXP Semiconductors SC4000 Datasheet HTML 22Page - NXP Semiconductors SC4000 Datasheet HTML 23Page - NXP Semiconductors SC4000 Datasheet HTML 24Page - NXP Semiconductors SC4000 Datasheet HTML 25Page - NXP Semiconductors SC4000 Datasheet HTML 26Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 52 page
background image
2000 Sep 07
22
Philips Semiconductors
Preliminary specification
Universal Timeslot Interchange
SC4000
Register Access Schemes
The SC4000 features two address access
schemes. One is an indirect access
scheme (C_11 = 0) to reduce the num-
ber of pins required for the micropro-
cessor address bus interface from nine to
two (A_[1:0]), as shown in Figure 5. The
other is a combination of both indirect
and direct parallel access schemes (C_11
= 1). Using the combination requires
that all nine microprocessor address
pins (A_[8:0]) be used, as shown in
Figure 6.
Figure 5. Using Two Pins A_[1:0] for Address Bus Interface Scheme (C_11 = 0)
Figure 6. Using Nine Pins A_[8:0] for Address Bus Interface Scheme (C_11 = 1)
Microprocessor
Address
Data
03h
High Byte Data Register (HBDR)
02h
Low Byte Data Register (LBDR)
01h
Internal Address Register (IAR)
00h
Command/Status Register (CSR)
FFh - E0h
Source Parallel Access (31 - 0)
DFh - C0h
Destination Parallel Access (31 - 0)
BFh - A0h
Source Routing Memory (31 - 0)
9Fh - 80h
Destination Routing Memory (31 - 0)
7Fh - 0Dh
Reserved
0Ch - 00h
Configuration Register (12 - 0)
Note:See bit 5 and 4 of CSR to select
the bank of channels
A_[1:0]
D_[7:0]
FF - E0
Source Parallel Access (31 - 0)
DF - C0
Destination Parallel Access (31 - 0)
BF - A0
Source Routing Memory (31 - 0)
9F - 80
Destination Routing Memory (31 - 0)
7F - 0D
Reserved
0C - 00
Configuration Register (12 - 0)
Address
Data
1FFh - 180h
Source Parallel Access (127 - 0)
17Fh - 100h
Destination Parallel Access (127 - 0)
FFh - 04h
Reserved
03h
High Byte Data Register (HBDR)
02h
Low Byte Data Register (LBDR)
01h
Internal Address Register (IAR)
00h
Command/Status Register (CSR)
Note:See bit 5 and 4 of CSR to select
the bank of channels
Microprocessor
A_[8:0]
D_[7:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com