Electronic Components Datasheet Search
  English  ▼

X  

AD7293 Datasheet(PDF) 32 Page - Analog Devices

Part # AD7293
Description  12-Bit Power Amplifier Current Controller with ADC, DACs, and Temperature and Current Sensors
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7293 Datasheet(HTML) 32 Page - Analog Devices

Back Button AD7293 Datasheet HTML 28Page - Analog Devices AD7293 Datasheet HTML 29Page - Analog Devices AD7293 Datasheet HTML 30Page - Analog Devices AD7293 Datasheet HTML 31Page - Analog Devices AD7293 Datasheet HTML 32Page - Analog Devices AD7293 Datasheet HTML 33Page - Analog Devices AD7293 Datasheet HTML 34Page - Analog Devices AD7293 Datasheet HTML 35Page - Analog Devices AD7293 Datasheet HTML 36Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 79 page
background image
AD7293
Data Sheet
Rev. D | Page 32 of 79
REGISTER SETTINGS
The register structure for the AD7293 is partitioned using pages.
There are 19 pages in total. Each contains a different number
of registers that are used to store and access information to
configure and control the device. Each page and subregister
have an address that an 8-bit address pointer register points
to when communicating with it. The address pointer register is
an 8-bit register. The six LSBs (D5 to D0) are the pointer
address bits that point to one of the AD7293 data registers, and
the MSB (D7) is the read (high)/write (low) bit. There are read
only and read/write registers.
ADDRESS
POINTER
REGISTER
PAGE 0x00
RESULT 0/DAC INPUT
PAGE 0x01
RESULT 1
PAGE 0x02
CONFIGURATION
PAGE 0x03
SEQUENCE
PAGE 0x04
HIGH LIMIT 0
PAGE 0x05
HIGH LIMIT 1
PAGE 0x06
LOW LIMIT 0
PAGE 0x07
LOW LIMIT 1
PAGE 0x08
HYSTERESIS 0
PAGE 0x09
HYSTERESIS 1
PAGE 0x0A
MINIMUM 0
PAGE 0x0B
MINIMUM 1
PAGE 0x0C
MAXIMUM 0
PAGE 0x0D
MAXIMUM 1
PAGE 0x0E
OFFSET 0
PAGE 0x0F
OFFSET 1
PAGE 0x10
ALERT
PAGE 0x11
ALERT0 PIN
PAGE 0x12
ALERT1 PIN
SERIAL BUS INTERFACE
DIN
SCLK
DOUT
CS
NOTES
1. EACH PAGE CONTAINS 7 COMMMON REGISTERS IN ADDITION TO PAGE SPECIFIC REGISTERS.
2. THE CONFIGURATION PAGE CONTAINS THE REGISTERS THAT SELECT THE BACKGROUND MODE
CYCLE OF CHANNELS TO BE CONVERTED BY THE ADC. THE SEQUENCE PAGE APPLIES TO COMMAND MODE ONLY.
NO OP
PAGE SELECT POINTER
CONVERSION COMMAND
RESULT
DAC ENABLE
GPIO
DEVICE ID
...
...
...
...
...
...
...
...
NO OP
PAGE SELECT POINTER
CONVERSION COMMAND
RESULT
DAC ENABLE
GPIO
DEVICE ID
...
...
...
...
...
...
...
...
Figure 51. Register Structure



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com