| Electronic Components Datasheet Search |
|
AD7293 Datasheet(PDF) 40 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7293 Datasheet(HTML) 40 Page - Analog Devices |
|
40 / 79 page ![]() AD7293 Data Sheet Rev. D | Page 40 of 79 Bit Number(s) Bit Name Description D3 TSENSE diode check 0: external check on (default) 1: external check off D2 Limit control 0: alert control over software limit feature (default) 1: alert and error amplifier control over software limit feature D1 ALERT0 clamp 0: no control (default) 1: ALERT0 routed internally to clamp bipolar DACs D0 Reserved Reserved Table 36. Voltage Input (VINx) Range 0 Voltage Input Range Register (Register 0x15) Bit Number(s) Bit Name Description1, 2 [D15:D4] Reserved Reserved D3 VIN3 Range 0 Used in conjunction with VIN3 Range 1 bit (see Table 37) to specify the input range of VIN3 D2 VIN2 Range 0 Used in conjunction with VIN2 Range 1 bit (see Table 37) to specify the input range of VIN2 D1 VIN1 Range 0 Used in conjunction with VIN1 Range 1 bit (see Table 37) to specify the input range of VIN1 D0 VIN0 Range 0 Used in conjunction with VIN0 Range 1 bit (see Table 37) to specify the input range of VIN0 1 REFADC = 1.25 V. 2 See Table 38 for bit descriptions. Table 37. VINx Range 1 Voltage Input Range Register (Register 0x16) Bit Number(s) Bit Name Description1, 2 [D15:D4] Reserved Reserved D3 VIN3 Range 1 Used in conjunction with VIN3 Range 0 bit (see Table 36) to specify the input range of VIN3 D2 VIN2 Range 1 Used in conjunction with VIN2 Range 0 bit (see Table 36) to specify the input range of VIN2 D1 VIN1 Range 1 Used in conjunction with VIN1 Range 0 bit (see Table 36) to specify the input range of VIN1 D0 VIN0 Range 1 Used in conjunction with VIN0 Range 0 bit (see Table 36) to specify the input range of VIN0 1 REFADC = 1.25 V. 2 See Table 38 for bit descriptions. Table 38. VINx Range 1 and VIN Range 0 Bit Descriptions VIN Range 0, VINx1 Range Bit VIN Range 1, VINx1 Range Bit VINx1 Input Range Bit 0 0 4 × REFADC (default) 0 1 2 × REFADC 1 0 2 × REFADC 1 1 REFADC 1 x = 3, 2, 1, or 0. Table 39. VINx Differential/Single-Ended Enable Register (Register 0x17) Bit Number(s) Bit Name Description [D15:D10] Reserved Reserved D9 VIN2_VIN3_PDIFF VIN2 and VIN3 pseudo differential mode 0: disable (default) 1: enable D8 VIN0_VIN1_PDIFF VIN0 and VIN1 pseudo differential mode 0: disable (default) 1: enable [D7:D2] Reserved Reserved D1 VIN2_VIN3_DIFF VIN2 and VIN3 differential mode 0: disable (default) 1: enable D0 VIN0_VIN1_DIFF VIN0 and VIN1 differential mode 0: disable (default) 1: enable |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |