| Electronic Components Datasheet Search |
|
AD7293 Datasheet(PDF) 43 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7293 Datasheet(HTML) 43 Page - Analog Devices |
|
43 / 79 page ![]() Data Sheet AD7293 Rev. D | Page 43 of 79 Bit Number(s) Bit Name Description D4 BI-VOUT0 0: no control (default) sleep 1: can be clamped by the SLEEP0 pin (Register 0x1F) or clamped by the SLEEP1 pin (Register 0x20) D3 UNI-VOUT3 0: no control (default) sleep 1: can be clamped by the SLEEP0 pin (Register 0x1F) or clamped by the SLEEP1 pin (Register 0x20) D2 UNI-VOUT2 0: no control (default) sleep 1: can be clamped by the SLEEP0 pin (Register 0x1F) or clamped by the SLEEP1 pin (Register 0x20) D1 UNI-VOUT1 0: no control (default) sleep 1: can be clamped by the SLEEP0 pin (Register 0x1F) or clamped by the SLEEP1 pin (Register 0x20) D0 UNI-VOUT0 0: no control (default) sleep 1: can be clamped by the SLEEP0 pin (Register 0x1F) or clamped by the SLEEP1 pin (Register 0x20) Table 46. RSx+MON, Supply Monitor, BI-VOUTx Background Enable Register (Register 0x23) Bit Number(s) Bit Name Description [D15:D12] Reserved Reserved D11 RS3+MON 0: disable background conversions (default) 1: enable background conversions D10 RS2+MON 0: disable background conversions (default) 1: enable background conversions D9 RS1+MON 0: disable background conversions (default) 1: enable background conversions D8 RS0+MON 0: disable background conversions (default) 1: enable background conversions D7 BI-VOUT3MON 0: disable background conversions (default) 1: enable background conversions D6 BI-VOUT2MON 0: disable background conversions (default) 1: enable background conversions D5 BI-VOUT1MON 0: disable background conversions (default) 1: enable background conversions D4 BI-VOUT0MON 0: disable background conversions (default) 1: enable background conversions D3 AVSS 0: disable background conversions (default) 1: enable background conversions D2 DACVDD-BI 0: disable background conversions (default) 1: enable background conversions D1 DACVDD-UNI 0: disable background conversions (default) 1: enable background conversions D0 AVDD 0: disable background conversions (default) 1: enable background conversions Table 47. Integrator Limit and Closed-Loop (CL) Control Register (Register 0x28) Bit Number(s) Bit Name Description [D15:D12] Reserved Reserved D11 INT_CL_LIMIT_CH3 0: no control (default) 1: the soft closed-loop limit for the channel is enabled D10 INT_CL_LIMIT_CH2 0: no control (default) 1: the soft closed-loop limit for the channel is enabled D9 INT_CL_LIMIT_CH1 0: no control (default) 1: the soft closed-loop limit for the channel is enabled D8 INT_CL_LIMIT_CH0 0: no control (default) 1: the soft closed-loop limit for the channel is enabled [D7:D4] Reserved Reserved |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |