Electronic Components Datasheet Search
  English  ▼

X  

C8051F360 Datasheet(PDF) 277 Page - Silicon Laboratories

Part # C8051F360
Description  Mixed Signal ISP Flash MCU Family
PDF  288 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

C8051F360 Datasheet(HTML) 277 Page - Silicon Laboratories

Back Button C8051F360 Datasheet HTML 273Page - Silicon Laboratories C8051F360 Datasheet HTML 274Page - Silicon Laboratories C8051F360 Datasheet HTML 275Page - Silicon Laboratories C8051F360 Datasheet HTML 276Page - Silicon Laboratories C8051F360 Datasheet HTML 277Page - Silicon Laboratories C8051F360 Datasheet HTML 278Page - Silicon Laboratories C8051F360 Datasheet HTML 279Page - Silicon Laboratories C8051F360 Datasheet HTML 280Page - Silicon Laboratories C8051F360 Datasheet HTML 281Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 277 / 288 page
background image
Rev. 1.0
277
C8051F360/1/2/3/4/5/6/7/8/9
SFR Definition 22.2. PCA0MD: PCA0 Mode
Bit 7:
CIDL: PCA0 Counter/Timer Idle Control.
Specifies PCA0 behavior when CPU is in Idle Mode.
0: PCA0 continues to function normally while the system controller is in Idle Mode.
1: PCA0 operation is suspended while the system controller is in Idle Mode.
Bit 6:
WDTE: Watchdog Timer Enable
If this bit is set, PCA Module 5 is used as the watchdog timer.
0: Watchdog Timer disabled.
1: PCA Module 5 enabled as Watchdog Timer.
Bit 5:
WDLCK: Watchdog Timer Lock
This bit locks/unlocks the Watchdog Timer Enable. When WDLCK is set, the Watchdog
Timer may not be disabled until the next system reset.
0: Watchdog Timer Enable unlocked.
1: Watchdog Timer Enable locked.
Bit 4:
UNUSED. Read = 0b, Write = don't care.
Bits 3–1: CPS2-CPS0: PCA0 Counter/Timer Pulse Select.
These bits select the timebase source for the PCA0 counter
Bit 0:
ECF: PCA Counter/Timer Overflow Interrupt Enable.
This bit sets the masking of the PCA0 Counter/Timer Overflow (CF) interrupt.
0: Disable the CF interrupt.
1: Enable a PCA0 Counter/Timer Overflow interrupt request when CF (PCA0CN.7) is set.
Note:When the WDTE bit is set to ‘1’, the PCA0MD register cannot be modified. To change the contents of the
PCA0MD register, the Watchdog Timer must first be disabled.
SFR Page:
SFR Address:
all pages
0xD9
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset Value
CIDL
WDTE
WDLCK
–
CPS2
CPS1
CPS0
ECF
01000000
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
CPS2
CPS1
CPS0
Timebase
0
0
0
System clock divided by 12
0
0
1
System clock divided by 4
0
1
0
Timer 0 overflow
01
1
High-to-low transitions on ECI (max rate = system clock
divided by 4)
1
0
0
System clock
1
0
1
External clock divided by 8 (synchronized with system clock)
1
1
0
Reserved
1
1
1
Reserved
Note: External clock divided by 8 is synchronized with the system clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com