TMPR4937 datasheet(401/552 Pages) TOSHIBA

401 / 552 page

Chapter 12 Timer/Counter

12-17

12.4.8 Watchdog Timer Mode Register n (TMWTMRn)

TMWTMR2 0xF240

Reserved

: Type

: Initial value

TWIE

Reserved

WDIS

TWC

R/W

RW1S

R/W1C : Type

: Initial value

Bit

Mnemonic

Field Name

Description

Read/Write

31:16

Reserved

⎯

TWIE

Watchdog Timer

Signaling Enable

Timer Watchdog Enable (Default: 0)

This bit sets NMI signaling enable/disable either when in the Watchdog

Timer mode or during a reset. This bit cannot be cleared when the

Watchdog Timer Disable bit (WDIS) is “0”.

0: Disable (mask)

1: Enable

R/W

14:8

Reserved

⎯

WDIS

Watchdog Timer

Disable

Watchdog Timer Disable (Default: 0)

Only when this bit is set can the counter be stopped by clearing the

Watchdog Timer Signaling Enable bit (TWIE) or by clearing the Timer

Counter Enable bit (TMTCR2.TCE) of the Timer Control Register.

Writing “0” to this bit is not valid. This bit can be cleared in either of the

following ways.

Clear the Watchdog Timer Interrupt Enable bit (TMWTMR2.TWIE).

Clear the Timer Counter Enable bit (TMTCR2.TCE) of the Timer Control

R/W1S

6:1

Reserved

⎯

TWC

Watchdog Timer

Clear

Watchdog Timer Clear (Default: 0)

Setting this bit to “1” clears the counter. Writing “0” to this bit is not valid.

This bit is always read as “0”.

R/W1C

Figure 12.4.8 Watchdog Timer Mode Register

TMPR4937 Datasheet(PDF) 401 Page - Toshiba Semiconductor

TMPR4937 Datasheet(HTML) 401 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL