TMPR4937 datasheet(459/552 Pages) TOSHIBA

459 / 552 page

Chapter 15 Interrupt Controller

15-13

Bits

Mnemonic

Field Name

Explanation

Read/Write

17:16

IC16

Interrupt Source

Control 16

Interrupt Source Control 16 (Default: 00)

These bits specify the active state of PCIC interrupts.

00: Low level active

01: Disable

10: Disable

11: Disable

R/W

15:14

IC7

Interrupt Source

Control 7

Interrupt Source Control 7 (Default: 00)

These bits specify the active state of external INT[5] interrupts.

00: Low level active

01: High level active

10: Falling edge active

11: Rising edge active

R/W

13:12

IC6

Interrupt Source

Control 6

Interrupt Source Control 6 (Default: 00)

These bits specify the active state of external INT[4] interrupts.

00: Low level active

01: High level active

10: Falling edge active

11: Rising edge active

R/W

11:10

IC5

Interrupt Source

Control 5

Interrupt Source Control 5 (Default: 00)

These bits specify the active state of external INT[3] interrupts.

00: Low level active

01: High level active

10: Falling edge active

11: Rising edge active

R/W

9:8

IC4

Interrupt Source

Control 4

Interrupt Source Control 4 (Default: 00)

These bits specify the active state of external INT[2] interrupts.

00: Low level active

01: High level active

10: Falling edge active

11: Rising edge active

R/W

7:6

IC3

Interrupt Source

Control 3

Interrupt Source Control 3 (Default: 00)

These bits specify the active state of external INT[1] interrupts.

00: Low level active

01: High level active

10: Falling edge active

11: Rising edge active

R/W

5:4

IC2

Interrupt Source

Control 2

Interrupt Source Control 2 (Default: 00)

These bits specify the active state of external INT[0] interrupts.

00: Low level active

01: High level active

10: Falling edge active

11: Rising edge active

R/W

3:2

IC1

Interrupt Source

Control 1

Interrupt Source Control 1 (Default: 00)

These bits specify the active state of TX49 Write Timeout Error interrupts.

00: Low level active

01: Disable

10: Disable

11: Disable

R/W

1:0

IC0

Interrupt Source

Control 0

Interrupt Source Control 0 (Default: 00)

These bits specify the active state of ECC Error interrupts.

00: Low level active

01: Disable

10: Disable

11: Disable

R/W

Figure 15.4.2 Interrupt Detection Mode Register 0 (2/2)

TMPR4937 Datasheet(PDF) 459 Page - Toshiba Semiconductor

TMPR4937 Datasheet(HTML) 459 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL