8 / 57 page
8
0832F–HIREL–02/07
PC7410
e2v semiconductors SAS 2007
4.
Signal Description
Figure 4-1.
PC7410 Microprocessor Signal Groups
PCX7410
VDD
OVDD
AVDD
L2OVDD
L2AVDD
13
49
1
GND
TS
CHK
GBL
ARTRY
WT
CI
DBG
D[0:63]
DP[0:7]
TA
DTI1
TEA
BR
BG
ABB/AMON[0]
A[0:31]
AP[0:3]
TT[0:4]
TBST
TSIZ[0:2]
AACK
DBWO, DTI(0)
DBB, DMON(0)
DTI(2)
L2CE
L2WE
SRESET
HRESET
HIT
L2ADDR[0:18]
L2DATA[0:63]
L2DP[0:7]
L2CLKOUTA,
L2CLKOUTB
L2SYNC_OUT
L2SYNC_IN
L2ZZ
INT
SMI
MCP
CKSTP_IN
CKSTP_OUT
SHDO, SHD1
RSRV
1
1
1
1
32
4
5
1
3
1
1
1
1
1
1
1
1
1
64
8
1
1
1
1
19
64
8
1
1
1
2
1
1
1
1
1
1
1
1
1
1
TBEN
EMODE
QREQ
QACK
DRDY
SYSCLK
PLL_CFG[0:3]
CLK_OUT
JTAG:COP
Factory Test
L1_TSTCLK,
L2_TSTCLK
BVSEL
L2VSEL
1
2
1
1
1
1
1
1
1
4
1
5
3
1
1
12
20
1
L2 Cache
Address/Data
Address
Arbitration
Address
Bus
Address
Start
Transfer
Attribute
Address
Termination
Data
Arbitration
Data
Transfer
Data
Termination
L2 Cache
Clock/Control
Interrupts
Reset
Processor
Status
Control
Clock
Control
Test Interface
LSSD_MODE
I/O Voltage
Selection
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
