Electronic Components Datasheet Search
  English  ▼

X  

SH7101 Datasheet(PDF) 370 Page - Renesas Technology Corp

Part # SH7101
Description  32-Bit RISC Microcomputer
PDF  560 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7101 Datasheet(HTML) 370 Page - Renesas Technology Corp

Back Button SH7101 Datasheet HTML 366Page - Renesas Technology Corp SH7101 Datasheet HTML 367Page - Renesas Technology Corp SH7101 Datasheet HTML 368Page - Renesas Technology Corp SH7101 Datasheet HTML 369Page - Renesas Technology Corp SH7101 Datasheet HTML 370Page - Renesas Technology Corp SH7101 Datasheet HTML 371Page - Renesas Technology Corp SH7101 Datasheet HTML 372Page - Renesas Technology Corp SH7101 Datasheet HTML 373Page - Renesas Technology Corp SH7101 Datasheet HTML 374Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 370 / 560 page
background image
Section 11 A/D Converter
Rev.1.00 Sep. 18, 2008 Page 336 of 522
REJ09B0069-0100
Bit
Bit Name
Initial Value
R/W
Description
7
TRGE
0
R/W
Trigger Enable
Enables or disables triggering of A/D conversion by
ADTRG, an MTU trigger, or an MMT trigger.
0: A/D conversion triggering is disabled
1: A/D conversion triggering is enabled
6
5
CKS1
CKS0
0
0
R/W
R/W
Clock Select 0 and 1
Select the A/D conversion time.
00: P
φ/32
01: P
φ/16
10: P
φ/8
11: P
φ/4
When changing the A/D conversion time, first clear
the ADST bit in the A/D control registers (ADCRs) to
0.
CKS[1,0] = b'11 can be set while P
φ ≤ 25 MHz.
4
ADST
0
R/W
A/D Start
Starts or stops A/D conversion. When this bit is set to
1, A/D conversion is started. When this bit is cleared
to 0, A/D conversion is stopped and the A/D converter
enters the idle state. In single or single-cycle scan
mode, this bit is automatically cleared to 0 when A/D
conversion ends on the selected single channel. In
continuous scan mode, A/D conversion is
continuously performed for the selected channels in
sequence until this bit is cleared by a software, reset,
or in software standby mode, hardware standby
mode, or module standby mode.
3
ADCS
0
R/W
A/D Continuous Scan
Selects either single-cycle scan or continuous scan in
scan mode. This bit is valid only when scan mode is
selected.
0: Single-cycle scan
1: Continuous scan
When changing the operating mode, first clear the
ADST bit in the A/D control registers (ADCRs) to 0.
2 to 0 —
All 1
R
Reserved
These bits are always read as 1. The write value
should always be 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com