| Electronic Components Datasheet Search |
|
SH7101 Datasheet(PDF) 393 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7101 Datasheet(HTML) 393 Page - Renesas Technology Corp |
|
393 / 560 page ![]() Section 12 Compare Match Timer (CMT) Rev.1.00 Sep. 18, 2008 Page 359 of 522 REJ09B0069-0100 12.5.3 Contention between CMCNT Byte Write and Incrementation If an increment occurs during the T2 state of the CMCNT byte write cycle, the counter write has priority, so no increment of the write data results on the side on which the write was performed. The byte data on the side on which writing was not performed is also not incremented, so the contents are those before the write. Figure 12.8 shows the timing when an increment occurs during the T2 state of the CMCNTH write cycle. P φ T1 T2 Address CMCNTH Internal write signal CMCNTH NM CMCNTL XX CMCNTH write data CMCNT input clock CMCNT write cycle Figure 12.8 CMCNT Byte Write and Increment Contention |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |