Electronic Components Datasheet Search
  English  ▼

X  

SH7101 Datasheet(PDF) 424 Page - Renesas Technology Corp

Part # SH7101
Description  32-Bit RISC Microcomputer
PDF  560 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7101 Datasheet(HTML) 424 Page - Renesas Technology Corp

Back Button SH7101 Datasheet HTML 420Page - Renesas Technology Corp SH7101 Datasheet HTML 421Page - Renesas Technology Corp SH7101 Datasheet HTML 422Page - Renesas Technology Corp SH7101 Datasheet HTML 423Page - Renesas Technology Corp SH7101 Datasheet HTML 424Page - Renesas Technology Corp SH7101 Datasheet HTML 425Page - Renesas Technology Corp SH7101 Datasheet HTML 426Page - Renesas Technology Corp SH7101 Datasheet HTML 427Page - Renesas Technology Corp SH7101 Datasheet HTML 428Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 424 / 560 page
background image
Section 13 Motor Management Timer (MMT)
Rev.1.00 Sep. 18, 2008 Page 390 of 522
REJ09B0069-0100
Bit
Bit Name
Initial
Value
R/W
Description
1
0
POE4M1
POE4M0
0
0
R/W
R/W
POE4 Mode 1 and 0
Select the input mode of the
POE4 pin.
00: Request accepted at falling edge of
POE4 input
01:
POE4 input is sampled for low level 16 times every
P
φ/8 clock, and request is accepted when all
samples are low level
10:
POE4 input is sampled for low level 16 times every
P
φ/16 clock, and request is accepted when all
samples are low level
11:
POE4 input is sampled for low level 16 times every
P
φ/128 clock, and request is accepted when all
samples are low level
Note:
*
Only 0 can be written to clear the flag.
13.8.4
Operation
(1) Input Level Detection
When the input condition set in ICSR2 occurs on any one of the
POE pins, the MMT output pins
enter the high-impedance state.
• Pins placed in the high-impedance state (the MMT’s output pins)
The six pins PWOB, PWOA, PVOB, PVOA, PUOB, and PUOA in the motor management
timer (MMT) are placed in the high-impedance state.
Note:
These pins are in the high-impedance state only when each pin is used as the general
input/output function or MMT output pin.
(a) Falling Edge Detection
When a transition from high- to low-level input occurs on a
POE pin
(b) Low Level Detection
Figure 13.18 shows the low level detection operation. Low level sampling is performed 16 times
in succession using the sampling clock set in ICSR2. The input is not accepted if a high level is
detected even once among these samples.
The timing of entry of the MMT's output pins into the high-impedance state from the sampling
clock is the same for falling edge detection and low level detection.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com