Electronic Components Datasheet Search
  English  ▼

X  

SH7785 Datasheet(PDF) 119 Page - Renesas Technology Corp

Part # SH7785
Description  32-Bit RISC Microcomputer
PDF  1692 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7785 Datasheet(HTML) 119 Page - Renesas Technology Corp

Back Button SH7785 Datasheet HTML 115Page - Renesas Technology Corp SH7785 Datasheet HTML 116Page - Renesas Technology Corp SH7785 Datasheet HTML 117Page - Renesas Technology Corp SH7785 Datasheet HTML 118Page - Renesas Technology Corp SH7785 Datasheet HTML 119Page - Renesas Technology Corp SH7785 Datasheet HTML 120Page - Renesas Technology Corp SH7785 Datasheet HTML 121Page - Renesas Technology Corp SH7785 Datasheet HTML 122Page - Renesas Technology Corp SH7785 Datasheet HTML 123Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 1692 page
background image
5. Exception Handling
Rev.1.00 Jan. 10, 2008 Page 89 of 1658
REJ09B0261-0100
Section 5 Exception Handling
5.1
Summary of Exception Handling
Exception handling processing is handled by a special routine which is executed by a reset,
general exception handling, or interrupt. For example, if the executing instruction ends
abnormally, appropriate action must be taken in order to return to the original program sequence,
or report the abnormality before terminating the processing. The process of generating an
exception handling request in response to abnormal termination, and passing control to a user-
written exception handling routine, in order to support such functions, is given the generic name of
exception handling.
The exception handling in this LSI is of three kinds: resets, general exceptions, and interrupts.
5.2
Register Descriptions
Table 5.1 lists the configuration of registers related exception handling.
Table 5.1
Register Configuration
Register Name
Abbr.
R/W
P4 Address*
Area 7
Address*
Access Size
TRAPA exception register
TRA
R/W
H'FF00 0020
H'1F00 0020
32
Exception event register
EXPEVT
R/W
H'FF00 0024
H'1F00 0024
32
Interrupt event register
INTEVT
R/W
H'FF00 0028
H'1F00 0028
32
Non-support detection exception
register
EXPMASK R/W
H'FF2F 0004
H'1F2F 0004
32
Note:
*
P4 is the address when virtual address space P4 area is used. Area 7 is the address
when physical address space area 7 is accessed by using the TLB.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com