Electronic Components Datasheet Search
  English  ▼

X  

32186 Datasheet(PDF) 289 Page - Renesas Technology Corp

Part # 32186
Description  MCU
PDF  1032 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

32186 Datasheet(HTML) 289 Page - Renesas Technology Corp

Back Button 32186 Datasheet HTML 285Page - Renesas Technology Corp 32186 Datasheet HTML 286Page - Renesas Technology Corp 32186 Datasheet HTML 287Page - Renesas Technology Corp 32186 Datasheet HTML 288Page - Renesas Technology Corp 32186 Datasheet HTML 289Page - Renesas Technology Corp 32186 Datasheet HTML 290Page - Renesas Technology Corp 32186 Datasheet HTML 291Page - Renesas Technology Corp 32186 Datasheet HTML 292Page - Renesas Technology Corp 32186 Datasheet HTML 293Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 289 / 1032 page
background image
DMAC
9
9-43
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
Table 9.3.10 DMA Transfer Request Sources and Generation Timings on DMA9
REQSL9
DMA Transfer Request Source
DMA Transfer Request Generation Timing
0
0
Software start
When any data is written to the DMA9 Software Request Generation Register
0
1
SIO3_TXD (transmit buffer empty)
When SIO3 transmit buffer is empty
1
0
CAN1_S1/S30
When CAN1 slot 1 transmission failed or slot 30 transmission/reception
finished
1
1
Extended DMA9 transfer request
The source selected by the DMA9 Channel Control Register 1
source selected
(DM9CNT1) REQESEL9 bits (see below)
REQESEL9 DMA Transfer Request Source
DMA Transfer Request Generation Timing
0000
One DMA8 transfer completed
When one DMA8 transfer is completed (cascade mode)
0001
MJT (TOU0_7irq)
MJT TOU0_7 interrupt source
0010
Settings inhibited
–
0011
Common 1) MJT (input event bus 1)
When MJT input event bus 1 signal is generated
0100
Common 2) MJT (input event bus 3)
When MJT input event bus 3 signal is generated
0101
Common 3) MJT (output event bus 2)
When MJT output event bus 2 signal is generated
0110
Common 4) MJT (output event bus 3)
When MJT output event bus 3 signal is generated
0111
Common 5) A/D0 conversion completed
When A/D0 conversion is completed
1000
Common 6) MJT (TIN0S)
When MJT TIN0 input signal is generated
1001
Common 7) MJT (TIO8_udf)
When MJT TIO8 underflow occurs
1010
Common 8) MJT (TIN30S)
When MJT TIN30 input signal is generated
1011
Common 9) MJT (TIO9_udf)
When MJT TIO9 underflow occurs
1100
Common 10) Settings inhibited
–
1101
DRI transfer counter_udf
When DRI transfer counter underflow occurs
1110
DRI (DEC4_udf)
When DRI DEC4 underflow occurs
1111
DRI (DIN5)
When DRI DIN5 event detection interrupt is generated
9.3 Functional Description of DMAC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com