Electronic Components Datasheet Search
  English  ▼

X  

EM6819 Datasheet(PDF) 49 Page - EM Microelectronic - MARIN SA

Part # EM6819
Description  Sub-1V (0.6V) 8bit Flash MCU DC-DC Converter
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EMMICRO [EM Microelectronic - MARIN SA]
Direct Link  http://www.emmicroelectronic.com
Logo EMMICRO - EM Microelectronic - MARIN SA

EM6819 Datasheet(HTML) 49 Page - EM Microelectronic - MARIN SA

Back Button EM6819 Datasheet HTML 45Page - EM Microelectronic - MARIN SA EM6819 Datasheet HTML 46Page - EM Microelectronic - MARIN SA EM6819 Datasheet HTML 47Page - EM Microelectronic - MARIN SA EM6819 Datasheet HTML 48Page - EM Microelectronic - MARIN SA EM6819 Datasheet HTML 49Page - EM Microelectronic - MARIN SA EM6819 Datasheet HTML 50Page - EM Microelectronic - MARIN SA EM6819 Datasheet HTML 51Page - EM Microelectronic - MARIN SA EM6819 Datasheet HTML 52Page - EM Microelectronic - MARIN SA EM6819 Datasheet HTML 53Page - EM Microelectronic - MARIN SA Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 154 page
background image
R
EM6819
Copyright
© 2009, EM Microelectronic-Marin SA
07 /09 – rev.D
49
www.emmicroelectronic.com
9.2.3
PRESCALER1 CLOCK SELECTION
The Prescaler1 input clock Ck_Pr1 is derived from divided or undivided Ck_Hi or Ck_Lo input clock. Below table is an
overview of the different prescaler1 clocking possibilities. The prescaler clock divider selection is done in register
RegClockCfg3 bits SelCkPr1.
SelCkPr1
Prescaler1 Clock
000
Ck_Hi (divided by 1)
001
Ck_Hi divided by 2
010
Ck_Hi divided by 4
011
Ck_Hi divided by 8 default
100
Ck_Lo (divided by 1)
Others
Ck_Hi divided by 8
The default Prescaler1 clock source after system reset (ResSys) shall be Ck_Hi divided by 8 (selection 0x3).
ReqCkHi or ReqCkLo signals are asserted to the Hi- or Low frequency clock switches depending of the Prescaler1
multiplexer selection.
9.2.4
PRESCALER 2 CLOCK SELECTION
The Prescaler2 input clock Ck_Pr2 is derived from divided or undivided Ck_Hi or Ck_Lo input clock. Below table is an
overview of the different prescaler1 clocking possibilities. The prescaler clock divider selection is done in register
RegClockCfg3 bits SelCkPr2.
SelCkPr2
Prescaler2 Clock
000
Ck_Hi (divided by 1)
001
Ck_Hi divided by 2
010
Ck_Hi divided by 4
011
Ck_Hi divided by 8
100
Ck_Lo (divided by 1)
Others
1xx
Ck_Lo (divided by 1)
The default Prescaler2 clock source after system reset (res_sys) shall be Ck_Lo divided by 1 (selection 0x4).
ReqCkHi or ReqCkLo signals are asserted to the Hi- or Low frequency clock switches depending of the Prescaler2
multiplexer selection.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com