Electronic Components Datasheet Search
  English  ▼

X  

ATtiny48 Datasheet(PDF) 25 Page - ATMEL Corporation

Part # ATtiny48
Description  8-bit Microcontroller with 4/8K Bytes In-System Programmable Flash
PDF  266 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATtiny48 Datasheet(HTML) 25 Page - ATMEL Corporation

Back Button ATtiny48 Datasheet HTML 21Page - ATMEL Corporation ATtiny48 Datasheet HTML 22Page - ATMEL Corporation ATtiny48 Datasheet HTML 23Page - ATMEL Corporation ATtiny48 Datasheet HTML 24Page - ATMEL Corporation ATtiny48 Datasheet HTML 25Page - ATMEL Corporation ATtiny48 Datasheet HTML 26Page - ATMEL Corporation ATtiny48 Datasheet HTML 27Page - ATMEL Corporation ATtiny48 Datasheet HTML 28Page - ATMEL Corporation ATtiny48 Datasheet HTML 29Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 266 page
background image
25
8008C–AVR–03/09
ATtiny48/88
6.
System Clock and Clock Options
6.1
Clock Systems and their Distribution
Figure 6-1 presents the principal clock systems in the AVR and their distribution. All of the clocks
need not be active at a given time. In order to reduce power consumption, the clocks to modules
not being used can be halted by using different sleep modes, as described in “Power Manage-
ment and Sleep Modes” on page 33. The clock systems are detailed below.
Figure 6-1.
Clock Distribution
6.1.1
CPU Clock – clk
CPU
The CPU clock is routed to parts of the system concerned with operation of the AVR core.
Examples of such modules are the General Purpose Register File, the Status Register and the
data memory holding the Stack Pointer. Halting the CPU clock inhibits the core from performing
general operations and calculations.
6.1.2
I/O Clock – clk
I/O
The I/O clock is used by the majority of the I/O modules such as Timer/Counters, the Serial
Peripheral Interface and the External Interrupt module. Note, that some external interrupts are
detected by asynchronous logic, meaning they are recognized even if the I/O clock is halted.
Also note that the start condition detection of the Two-Wire Interface module is asynchronous,
meaning TWI address recognition works in all sleep modes (even when clk
I/O is halted).
6.1.3
Flash Clock – clk
FLASH
The Flash clock controls operation of the Flash interface. The Flash clock is usually active simul-
taneously with the CPU clock.
CLOCK CONTROL UNIT
GENERAL
I/O MODULES
CPU
CORE
WATCHDOG
TIMER
RESET
LOGIC
CLOCK
PRESCALER
RAM
CLOCK
SWITCH
CALIBRATED
OSCILLATOR
clk
TWIHS
SOURCE CLOCK
clk
ADC
clk
FLASH
WATCHDOG
CLOCK
clk
CPU
WATCHDOG
OSCILLATOR
EXTERNAL
CLOCK
FLASH AND
EEPROM
TWI
ADC
clk
I/O



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com