Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 390 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 390 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 386Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 387Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 388Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 389Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 390Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 391Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 392Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 393Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 394Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 390 / 976 page
background image
Initialization/Application Information
MAC7200 Microcontroller Family Reference Manual, Rev. 2
312
Freescale Semiconductor
The bulk of the interrupt service routine executes in segment E, with interrupts enabled.
Near the end of the service routine, the CPSR[F] flag is again set, disabling interrupt requests, and
preparing to perform the context switch.
At the end of segment F, the original value in the saved level mask (SLMASK) is restored to the current
level mask (CLMASK). Optionally, the service routine can directly load the CLMASK register with any
value with pending interrupt requests of certain levels need to be examined.
In segment G, the interrupt service routine completes execution. During this period of time (recall
interrupts are disabled in the CPSR), it is possible to access the interrupt controller to see if there are any
pending properly-enabled requests. Checking for any pending interrupt requests at this time provides the
ability to initiate processing of another interrupt without the need to return from the original ISR and then
incur the overhead of another interrupt exception.
At the conclusion of segment G, the processor core returns to the original interrupted task, or a different
task that is ready to execute.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com