| Electronic Components Datasheet Search |
|
MAC7200 Datasheet(PDF) 394 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MAC7200 Datasheet(HTML) 394 Page - Freescale Semiconductor, Inc |
|
394 / 976 page ![]() Register Descriptions MAC7200 Microcontroller Family Reference Manual, Rev. 2 316 Freescale Semiconductor The registers are fully decoded and a bus error response is returned if an unimplemented location is accessed within the crossbar switch bus. The slave registers also feature a bit, which when written with a 1, will prevent the registers from being written to again. The registers will still be readable, but future write attempts will have no effect on the registers and will be terminated with an error response. Table 15-3 is the memory map for the crossbar switch bus program-visible registers. 15.4 Register Descriptions This section consists of register descriptions for the crossbar switch bus. 15.4.1 Priority Register The Priority Register (PR) sets the priority of each master port on a per slave port basis and resides in each slave port. Table 15-3. Module Memory Map Offset from crossbar_base Register Name and Use Access 0x000 Priority Register for Flash Controller Slave port (PR_FC) word (4byte) 0x010 Control Register for Flash Controller Slave port (CR_FC) word (4byte) 0x100 Priority Register for FlexBus Slave port (PR_FB) word (4byte) 0x110 Control Register for FlexBus Slave port (CR_FB) word (4byte) 0x300 Priority Register for RAM Controller Slave port (PR_RC) word (4byte) 0x310 Control Register for RAM Controller Slave port (CR_RC) word (4byte) 0x500 Priority Register for external AHB Slave port (PR_AHB) word (4byte) 0x510 Control Register for external AHB Slave port (CR_AHB) word (4byte) 0x700 Priority Register for Peripheral Controller Slave port (PR_PC) word (4byte) 0x710 Control Register for Peripheral Controller Slave port (CR_PC) word (4byte) Table 15-4. Priority Register Summary PR_FC PR_FB PR_RC PR_AHB PR_PC Priority Register for Slave Port to Flash Controller Priority Register for Slave Port to FlexBus Priority Register for Slave Port to RAM Conttroller Priority Register for Slave Port to external AHB Priority Register for Slave Port to Peripheral Controller crossbar_base + 0x000 crossbar_base + 0x100 crossbar_base + 0x300 crossbar_base + 0x500 crossbar_base + 0x700 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name Reserved Type r r r r rrr rrr rrr rr r Reset 0 00 0 0 000 00 000 000 Bit 15 14 13 12 11 10 987 65 432 10 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |