Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 493 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 493 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 489Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 490Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 491Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 492Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 493Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 494Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 495Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 496Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 497Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 493 / 976 page
background image
External Signal Description
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
415
— User selectable disabling of clocks during Doze Mode for reduced power consumption
•
System Reset generation from the following possible sources:
— Power on reset
— Low voltage reset — this will assert if any of the Low Voltage Reset modules detect a voltage
below their set point)
—SWT reset
— Loss of clock reset
— External pin reset
23.1.4
Modes of Operation
This subsection lists and briefly describes all operating modes supported by the CRG.
•
Run Mode
All functional parts of the CRG are running during normal Run Mode.
•
Doze Mode
This mode allows to disable the system and peripheral clocks depending on the configuration of
the individual bits in the CLKSEL register.
•
Self Clock Mode
Self Clock Mode will be entered if the Clock Monitor Enable Bit (CME) and the Clock Monitor
Reset Disable (CMRD) are both asserted and the clock monitor in the oscillator block detects a loss
of clock. As soon as Self Clock Mode is entered, the CRG starts to perform a clock quality check.
Self Clock Mode remains active until the clock quality check indicates that the required quality of
the incoming clock signal is met (frequency above hysteresis level). Self Clock Mode should be
used for safety purposes only. It provides reduced functionality to the MCU in case where a loss of
clock is causing severe system conditions.
23.2
External Signal Description
Table 23-1 lists and describes the signals that connect off chip.
Table 23-1. Signal Properties
Name
I/O Type
Function
VDDPLL
Input
Operating Voltage
VSSPLL
Input
Ground
XFC
Output/Input
External Loop Filter
RESET
Output/Input
Reset Input/Output
CLKOUT/XCLKS
Output/Input
Pierce / Square Wave Mode Selection



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com