Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 495 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 495 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 491Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 492Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 493Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 494Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 495Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 496Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 497Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 498Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 499Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 495 / 976 page
background image
Memory Map and Register Definition
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
417
23.3
Memory Map and Register Definition
This section provides a detailed description of all registers accessible in the CRG.
23.3.1
Memory Map
Figure 23-2 gives an overview of all CRG registers.
NOTE
Register Address = Base Address + Address Offset, where the Base Address
is defined at the MCU level and the Address Offset is defined at the module
level.
23.3.2
Register Descriptions
This section describes, in address order, all the CRG registers and their individual bits.
23.3.2.1
CRG Synthesizer Register (SYNR)
The SYNR register controls the multiplication factor of the PLL. If the PLL is on, the count in the loop
divider (SYNR) register effectively multiplies up the PLL clock (PLLCLK) from the reference frequency
by 2 x (SYNR+1). PLLCLK will not be below the minimum VCO frequency (fSCM).
Eqn. 23-1
NOTE
If PLL is selected (PLLSEL=1), System Clock = PLLCLK
System Clock must not exceed the maximum operating system frequency.
Table 23-2. CRG Memory Map
Address
Use
Access
Base + $_00
CRG Synthesizer Register (SYNR)
R/W
Base + $_01
CRG Reference Divider Register (REFDV)
R/W
Base + $_02
CRG Flag Register 1 (CTFLG)
R/W
Base + $_03
CRG Flag Register 2 (CRGFLG)
R/W
Base + $_04
CRG Interrupt Enable Register (CRGINT)
R/W
Base + $_05
CRG Clock Select Register (CLKSEL)
R/W
Base + $_06
CRG PLL Control Register (PLLCTL)
R/W
Base + $_07
CRG STOP/Doze Control Register (SDMCTL)
R/W
Base + $_08
CRG BDM Control Register (BDMCTL)
R/W
Base + $_09- $_0F
Reserved
R
PLLCLK
2
OSCCLK
SYNR + 1
REFDV + 1
------------------------------
×
×
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com