| Electronic Components Datasheet Search |
|
MAC7200 Datasheet(PDF) 497 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MAC7200 Datasheet(HTML) 497 Page - Freescale Semiconductor, Inc |
|
497 / 976 page ![]() Memory Map and Register Definition MAC7200 Microcontroller Family Reference Manual, Rev. 2 Freescale Semiconductor 419 23.3.2.3 CRG ARM Flag Register 1 (CTFLG) This register provides status bits and flags. NOTE This flags are only valid if the POR and LVR flags are cleared after reset. NOTE Volatile memory may not be valid after a reset, regardless of the reset cause. Address: Base + $_02 Access: User read/write Read: anytime Write: refer to each bit for individual restrictions. 76543210 R0 0 ILR JTR SFR CMR EXR WDR W Reset 00000000 Figure 23-5. CRG Flag Register 1 (CTFLG) Table 23-3. CTFLG Field Descriptions Field Descriptions 7–6 Reserved, should be cleared. 5 ILR Illegal address reset flag. ILR is set to 1 when a bus abort reset occurs. This flag can be cleared only by writing a 1. Writing a 0 has no effect. 0 Bus Abort reset has not occurred 1 Bus Abort reset has occurred 4 JTR JTAG reset flag. JTR is set to 1 when a JTAG reset occurs. This flag can be cleared only by writing a 1. Writing a 0 has no effect. 0 JTAG reset has not occurred 1 JTAG reset has occurred 3 SFR Software reset flag. SFR is set to 1 when a software reset occurs. This flag can be cleared only by writing a 1. Writing a 0 has no effect. 0 Software reset has not occurred 1 Software reset has occurred 2 CMR Clock monitor reset flag. CMR is set to 1 when a clock monitor reset occurs. This flag can be cleared only by writing a 1. Writing a 0 has no effect. 0 Clock Monitor reset has not occurred 1 Clock Monitor reset has occurred 1 EXR External reset flag. EXR is set to 1 when an external reset occurs. This flag can be cleared only by writing a 1. Writing a 0 has no effect. 0 External reset has not occurred 1 External reset has occurred 0 WDR Software Watchdog Timer (SWT) Reset Flag. WDR is set to 1 when an SWT reset occurs. This flag can only be cleared by writing a 1. Writing a 0 has no effect. This bit will not be valid if the Voltage Regulator is bypassed. 0 SWT reset has not occurred 1 SWT reset has occurred |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |