Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 499 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 499 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 495Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 496Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 497Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 498Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 499Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 500Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 501Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 502Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 503Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 499 / 976 page
background image
Memory Map and Register Definition
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
421
23.3.2.5
CRG Interrupt Enable Register (CRGINT)
This register enables CRG interrupt requests.
23.3.2.6
CRG Clock Select Register (CLKSEL)
This register controls CRG clock selection. Refer to Figure 23-13 for more details on the effect of each bit.
1
SCMIF
Self clock mode interrupt flag. SCMIF is set to 1 when the SCM status bit changes. This flag can only be
cleared by writing a 1. Writing a 0 has no effect. If enabled (SCMIE=1), SCMIF causes an interrupt
request.
0 No change in SCM bit
1 SCM bit has changed
0
SCM
Self clock mode status bit. SCM reflects the current clocking mode. Writes have no effect.
0 MCU is operating normally with OSCCLK available
1 MCU is operating in Self Clock Mode with OSCCLK in an unknown state. All clocks are derived from
PLLCLK running at its minimum frequency fSCM
Address: Base + $_04
Access: User read/write
Read: anytime
Write: anytime
76543210
R
000
LOCKIE
00
SCMIE
0
W
Reset
00000000
Figure 23-7. CRG Interrupt Enable Register (CRGINT)
Table 23-5. CRGINT Field Descriptions
Field
Description
7–5
Reserved, should be cleared.
4
LOCKIE
Lock interrupt enable bit.
0 LOCK interrupt requests are disabled
1 Interrupt will be requested whenever LOCKIF is set
3–2
Reserved, should be cleared.
1
SCMIE
Self clock mode interrupt enable bit.
0 SCM interrupt requests are disabled
1 Interrupt will be requested whenever SCMIF is set
0
Reserved, should be cleared.
Table 23-4. CRGFLG Field Descriptions (Continued)
Field
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com