Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 530 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 530 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 526Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 527Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 528Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 529Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 530Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 531Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 532Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 533Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 534Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 530 / 976 page
background image
Memory Map/Register Definition
MAC7200 Microcontroller Family Reference Manual, Rev. 2
452
Freescale Semiconductor
25.3.1.2
System Memory Configuration Register
The System Memory Configuration register is a read-only register that reflects the memory configuration
of the system.
4
DMAIDLE
DMA Is Idle. This bit reflects the current status of the DMA. It is primarily used for debug purposes.
1 The DMA is idle
0 The DMA is performing a bus read or write
3–0
DMAACT
CH
Active DMA Channel. This field identifies which DMA channel, if any, is currently active (i.e. executing bus
transactions). Note that this value is only valid if DMAIDLE = 0. These bits are primarily used for debug purposes.
0x0 Channel 0 active
0x1 Channel 1 active
0x2 Channel 2 active
0x3 Channel 3 active
0x4 Channel 4 active
0x5 Channel 5 active
0x6 Channel 6 active
0x7 Channel 7 active
0x8 Channel 8 active
0x9 Channel 9 active
0xA Channel 10 active
0xB Channel 11 active
0xC Channel 12 active
0xD Channel 13 active
0xE Channel 14 active
0xF Channel 15 active
Address Refer to Table 25-1
Access: Refer to Table 25-5
15
14
13
12
11
10
9876543210
R
SRAMSIZE
IFLASHSIZE
DFLASHSIZE
W
RESET:
101111010110100
1
= Writes have no effect on this bit
rsvd
= Reserved for future use
Figure 25-3. System Memory Configuration (MEMCONFIG) Register
Table 25-3. STATUS Field Descriptions (Continued)
Field
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com