Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 658 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 658 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 654Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 655Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 656Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 657Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 658Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 659Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 660Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 661Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 662Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 658 / 976 page
background image
DSPI Module
MAC7200 Microcontroller Family Reference Manual, Rev. 2
580
Freescale Semiconductor
30.9.2
Overview
The Deserial Serial Peripheral Interface (DSPI) block provides a synchronous serial bus for
communication between an MCU and an external peripheral device. The DSPI supports pin count
reduction through serialization and deserialization of parallel signals transmitted over the SPI serial link.
The DSPIs implemented on MAC72xx have one configuration:
•
Serial Peripheral interface (SPI) Configuration where the DSPI operates as a basic SPI or as a
queued SPI through the use of internal FIFOs.
For queued operations the SPI queues reside in system RAM which is external to the DSPI. Data transfers
between the queues and the DSPI FIFOs are accomplished through the use of a DMA controller or through
host software. Figure 30-2 shows a DSPI with external queues in system RAM.
Figure 30-2. DSPI with Queues and DMA
30.9.3
DSPI Configuration
The DSPI block used on MAC72xx has one distinct serial transmission configuration: SPI.
30.9.3.1
SPI Configuration
The SPI Configuration allows the DSPI to send and receive serial data. This configuration allows the DSPI
to operate as a basic SPI block with the FIFOs providing support for external queue operation. Data to be
transmitted and data received reside in separate FIFOs. The FIFOs can be popped and pushed by host
software or by a DMA controller.
30.9.4
Modes of Operation
The DSPI has five modes of operation that can be grouped into two categories: block-specific modes, i.e.,
Master, Slave, and Module Disable Modes; and MCU-specific modes, i.e., External Stop and Debug
Modes.
System RAM
DSPI
DMA Controller
TX Queue
RX FIFO
TX FIFO
Shift Register
Data
Data
Addr/Ctrl
RX Queue
Data
Data
Addr/Ctrl



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com