Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 717 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 717 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 713Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 714Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 715Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 716Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 717Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 718Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 719Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 720Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 721Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 717 / 976 page
background image
Memory Map and Register Definition
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
639
31.9.2.5
SCI Control Register 4
31.9.2.6
SCI Data Registers
Reading this register accesses eSCI receive data register. Writing accesses eSCI transmit data register;
writing to R8 has no effect; register is not writable in LIN mode
Address Offset: 0x5
Access: User read/write
765
43210
R
BESM13
SBSTP
0
PMSK
ORIE
NFIE
FEIE
PFIE
W
Reset
00000000
Figure 31-7. SCI Control Register 4 (SCICR4)
Table 31-9. SCICR4 Field Descriptions
Field
Description
7
BESM13
Bit Error Sample Mode, Bit 13. Determines when to sample the incoming bit in order to detect a bit error.
(This is only relevant in LIN mode and when FBR is set.)
0 Sample at RT clock 9
1 Sample at RT clock 13 (see Section 31.10.5.3, “Data Sampling”)
6
SBSTP
SCI Bit Error Stop. Stops the SCI when a Bit Error is asserted. This allows to stop driving the LIN bus
quickly after a Bit Error has been detected. The SCI won’t start a new byte transmission until the time for
the current byte has expired. This bit is only relevant in LIN mode.
5
Reserved, should be cleared.
4
PMSK
Parity Mask. Forces bit 7 in the Data Register to 0 on reads. This can be used to mask the parity bit in
application which use 7 data bits and 1 parity bit.
3
ORIE
Overrun Error Interrupt Enable. Generates an interrupt, when Overrun flag is set.
2
NFIE
Noise Flag Interrupt Enable. Generates an interrupt, when Noise Flag is set.
1
FEIE
Frame Error Interrupt Enable. Generates an interrupt, when a Frame Error is detected.
0
PFIE
Parity Flag Interrupt Enable. Generates an interrupt, when Parity Flag is set.
Address Offset: 0x6
Access: User read/write
765
43210
RR8
T8
000000
W
Reset
00000000
Figure 31-8. SCI Data Register High (SCIDRH)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com