| Electronic Components Datasheet Search |
|
MAC7200 Datasheet(PDF) 720 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MAC7200 Datasheet(HTML) 720 Page - Freescale Semiconductor, Inc |
|
720 / 976 page ![]() Memory Map and Register Definition MAC7200 Microcontroller Family Reference Manual, Rev. 2 642 Freescale Semiconductor 31.9.2.8 SCI Status Register 2 31.9.2.9 LIN Status Register 1 Address Offset: 0x9 Access: User read/write (write to clear) 765 43210 R 000 BERR 000 RAF W Reset 00000000 Figure 31-11. SCI Status Register 2 (SCISR2) Table 31-12. SCISR2 Field Descriptions Field Description 7–5 Reserved, should be cleared. 4 BERR Bit Error. Indicates a Bit on the bus did not match the transmitted Bit. Checking happens after a complete byte has been transmitted and received again. (A Bit Error will cause the LIN FSM to reset.) This bit is only used for LIN mode. If an unrequested byte is received (i.e. a byte which is not part of an RX frame) which is not recognized as a wakeup flag then this flag is also set. (Since the data on the RX line does not match the idle state which was assigned to the TX line.) The flag is set when the condition is detected, cleared by a write with 1. 3–1 Reserved, should be cleared. 0 RAF Receiver Active Flag. RAF is set when the receiver detects a logic 0 during the RT1 time period of the start bit search. RAF is cleared when the receiver detects an idle character. Writing RAF has no effect 0 No reception in progress 1 Reception in progress Address Offset: 0xA Access: User read/write (write to clear) 765 43210 R RXRDY TXRDY LWAKE STO PBERR CERR CKERR FRC W Reset 00000000 Figure 31-12. LIN Status Register 1 (LINSTAT1) Table 31-13. LINSTAT1 Field Descriptions Field Description 7 RXRDY Receive Data Ready. The eSCI has received LIN data. This bit is set when the LINRX register receives a byte. Clear RXRDY by writing it with 1. 6 TXRDY Transmit Data Ready. The LIN FSM can accept another write to LINTX. This bit is set when the LINTX register becomes free. TXRDY is 0 immediately after reset, a short time after the module is turned on (setting MDIS=0) the eSCI will become ready, and TXRDY will be set. Clear TXRDY by writing it with 1. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |