Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 865 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 865 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 861Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 862Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 863Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 864Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 865Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 866Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 867Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 868Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 869Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 865 / 976 page
background image
Initialization/Application Information
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
787
If a trigger arrives after the conversion has been reset this will be flagged as an external trigger overrun
and the ETO flag will be set. In this example there is no additional trigger and therefore the ETO flag
remains unchanged.
Figure 33-30 shows the conversion procedure for this example
Figure 33-30. Conversion Procedure for Example 4
Figure 33-31 illustrates some examples of valid edge-sensitive triggers. The minimum trigger pulse length
must be one system clock cycle. Longer trigger pulses are allowed. The minimum trigger length is
independent of the ATD clock period. Due to synchronization and internal processing, the conversion start
(symbolized by the arrows in Figure 33-31) will be delayed by 4 system clock cycles.
Figure 33-31. ATD Edge-Based Trigger Example
33.12.3.5 Example 5: Level-triggered Conversion
This example shows a conversion started by a high-level sensitive trigger asserted at the analog input
channel 7, as shown in Figure 33-33. The trigger is set up by:
•
ATDTRIGCTL: TRIGSEL = 11 (use analog input channel as trigger)
•
ATDTRIGCTL: TRIGP = 1 (trigger is high-level sensitive)
•
ATDTRIGCTL: TRIGLE = 1 (trigger is level sensitive)
•
ATDETRIGCH: ETRIGCH = 0111 (analog channel #7 is trigger)
empty
cmd #2
cmd #1
empty
#1
empty
cmd #3
rst #1
empty
empty
RX request
Write ATDCW
ATDCW
ATDCC
ATDRR
TX request
Read ATDRR
Conv. complete
cmd #2
rst #2
empty
empty
#4
empty
cmd #3
wait for trig.
convert
Conv. state
idle
Trigger
wait for trig.
convert
wait for trig.
idle
ATD Clock
System
Clock
Minimum
Trigger
Conversion
Start
Valid
Triggers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com