Electronic Components Datasheet Search
  English  ▼

X  

TAS5548 Datasheet(PDF) 99 Page - Texas Instruments

Click here to check the latest version.
Part # TAS5548
Description  8-Channel HD Compatible Audio Processor with ASRC and PWM Output
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TAS5548 Datasheet(HTML) 99 Page - Texas Instruments

Back Button TAS5548 Datasheet HTML 95Page - Texas Instruments TAS5548 Datasheet HTML 96Page - Texas Instruments TAS5548 Datasheet HTML 97Page - Texas Instruments TAS5548 Datasheet HTML 98Page - Texas Instruments TAS5548 Datasheet HTML 99Page - Texas Instruments TAS5548 Datasheet HTML 100Page - Texas Instruments TAS5548 Datasheet HTML 101Page - Texas Instruments TAS5548 Datasheet HTML 102Page - Texas Instruments TAS5548 Datasheet HTML 103Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 120 page
background image
TAS5548
www.ti.com
SLES270 – NOVEMBER 2012
11.32 ASRC Registers (0xC3-C5)
Table 11-39. ASRC Status 0xC3 (Read Only)
D31
D30
D29
D28
D27
D26
D25
D24
FUNCTION
0
ASRC #1 is down sampling
1
ASRC #1 is up sampling
0
ASRC #2 is down sampling
1
ASRC #2 is up sampling
D23
D22
D21
D20
D19
D18
D17
D16
FUNCTION
0
ASRC #1 clocks are valid
1
Error in ASRC #1 clocks
0
ASRC #2 clocks are valid
1
Error in ASRC #2 clocks
0
ASRC #1 is unlocked
1
ASRC #1 is locked
0
ASRC #2 is unlocked
1
ASRC #1 is locked
D15
D14
D13
D12
D11
D10
D9
D8
FUNCTION
0
ASRC #1 is unmuted
1
ASRC #1 is muted
0
ASRC #2 is unmuted
1
ASRC #2 is muted
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
0
RESERVED
1
RESERVED
0
RESERVED
1
RESERVED
Table 11-40. ASRC Control (0xC4)
D31
D30
D29
D28
D27
D26
D25
D24
FUNCTION
0
ASRCs in independent mode (clock error on one will not affect
the other)
1
ASRCs in coupled mode (clock error on one will trigger muting of
both ASRCs)
0
ASRC2 uses LRCK and SCK
1
ASRC2 uses LRCK2 and SCK2
D23
D22
D21
D20
D19
D18
D17
D16
FUNCTION
0
Normal (32-sample) FIFO latency for ASRC1
1
Low (16-sample) FIFO latency for ASRC1
0
Normal (32-sample) FIFO latency for ASRC2
1
Low (16-sample) FIFO latency for ASRC2
0
Do not dither ASRC output
1
Dither ASRC output before truncation back to 24-bit
0
ASRC unlock will not cause ASRC clock error
1
ASRC unlock will cause ASRC clock error
D15
D14
D13
D12
D11
D10
D9
D8
FUNCTION
0
ASRC1 is enabled
1
ASRC1 is bypassed
Copyright © 2012, Texas Instruments Incorporated
Serial-Control Interface Register Definitions
99
Submit Documentation Feedback
Product Folder Links: TAS5548



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com